IEEE Circuits and Systems Magazine - Q2 2020 - 11

is p
- lesiochronous distribution hierarchy (PDH) where
multiple PRCs (primary reference clock, a frequency
source of high stability, typically at +10 -11 ) are distributed
independently among the nodes [20], as shown in the left
of figure 2. On the right is the master-slave method where a
high-quality PRC functions as the source. It is then distributed to slave nodes through electrical or optical channels
(passing signal as a train of pulses). This task is usually
assisted by special frequency-lock circuit such as phase
locked loop (PLL). This approach is used in Synchronous
Digital Hierarchy (SDH) [20].

Phase and time synchronizations however require a
method of transfer. TDM networks have timing transfer
capability inherently built into them. Packet networks
(e.g. Ethernet, IP, MPLS) is naturally asynchronous
and was not designed with timing transfer in mind.
Using TDM-like timing techniques, Synchronous Ethernet (Sync-E) has emerged as a powerful and simple
technology for accurate timing transfer over Ethernet
networks. In packet network, there are two ways to
transport timing information. In Figure  3, a dedicated
bit stream of CBR (constant bit rate) is used to link the
PHYs in transmitter and receiver.
CDR (clock data recovery) circuit is then used in the receiver
Master-Slave
Plesiochronous
to extract the timing information
PRC
PRC
f1 ≈ f
Master
f
embedded in the stream [21]. In
another way, as shown in figPRC
PRC
fj ≈ f
f2 ≈ f
SSU
f
ure 4, a high level feedback conf
SSU
SSU
trol loop is used to extract freNode
PRC
f
fi ≈ f
quency from the incoming packet
(Slave)
SSU:
[22]. After frequency link is estabSynchronization
PRC: Primary Reference Clock
Supply Unit
lished over the packet network,
phase and time are derived from
Figure 2. Frequency synchronization: plesiochronous (left) and master-slave (right).
it using protocols and algorithms.

Receiver Node

Transmitter Node

Transmit
PHY

PRC

CBR

PLL

CBR: Constant Bit Rate
CDR: Clock Data Recovery
PLL: Phase Locked Loop

Receiver
PHY

Clock
(Traceable to PRC)

PLL

CDR

Figure 3. Frequency transport in packet network: through CBR and CDR.

Receiver (A Node in the Network)
Packet
Timing
Signal

Prefiltering

Time Scale
Comparator

Network

Loop Filter

Local Time
Scale

Clock

Recovering
Timing
Signal

Local Clock
Generator

Figure 4. Frequency transport in packet network: through timing packet.

SECOND QUARTER 2020 		

IEEE CIRCUITS AND SYSTEMS MAGAZINE	

11



IEEE Circuits and Systems Magazine - Q2 2020

Table of Contents for the Digital Edition of IEEE Circuits and Systems Magazine - Q2 2020

Contents
IEEE Circuits and Systems Magazine - Q2 2020 - Cover1
IEEE Circuits and Systems Magazine - Q2 2020 - Cover2
IEEE Circuits and Systems Magazine - Q2 2020 - Contents
IEEE Circuits and Systems Magazine - Q2 2020 - 2
IEEE Circuits and Systems Magazine - Q2 2020 - 3
IEEE Circuits and Systems Magazine - Q2 2020 - 4
IEEE Circuits and Systems Magazine - Q2 2020 - 5
IEEE Circuits and Systems Magazine - Q2 2020 - 6
IEEE Circuits and Systems Magazine - Q2 2020 - 7
IEEE Circuits and Systems Magazine - Q2 2020 - 8
IEEE Circuits and Systems Magazine - Q2 2020 - 9
IEEE Circuits and Systems Magazine - Q2 2020 - 10
IEEE Circuits and Systems Magazine - Q2 2020 - 11
IEEE Circuits and Systems Magazine - Q2 2020 - 12
IEEE Circuits and Systems Magazine - Q2 2020 - 13
IEEE Circuits and Systems Magazine - Q2 2020 - 14
IEEE Circuits and Systems Magazine - Q2 2020 - 15
IEEE Circuits and Systems Magazine - Q2 2020 - 16
IEEE Circuits and Systems Magazine - Q2 2020 - 17
IEEE Circuits and Systems Magazine - Q2 2020 - 18
IEEE Circuits and Systems Magazine - Q2 2020 - 19
IEEE Circuits and Systems Magazine - Q2 2020 - 20
IEEE Circuits and Systems Magazine - Q2 2020 - 21
IEEE Circuits and Systems Magazine - Q2 2020 - 22
IEEE Circuits and Systems Magazine - Q2 2020 - 23
IEEE Circuits and Systems Magazine - Q2 2020 - 24
IEEE Circuits and Systems Magazine - Q2 2020 - 25
IEEE Circuits and Systems Magazine - Q2 2020 - 26
IEEE Circuits and Systems Magazine - Q2 2020 - 27
IEEE Circuits and Systems Magazine - Q2 2020 - 28
IEEE Circuits and Systems Magazine - Q2 2020 - 29
IEEE Circuits and Systems Magazine - Q2 2020 - 30
IEEE Circuits and Systems Magazine - Q2 2020 - 31
IEEE Circuits and Systems Magazine - Q2 2020 - 32
IEEE Circuits and Systems Magazine - Q2 2020 - 33
IEEE Circuits and Systems Magazine - Q2 2020 - 34
IEEE Circuits and Systems Magazine - Q2 2020 - 35
IEEE Circuits and Systems Magazine - Q2 2020 - 36
IEEE Circuits and Systems Magazine - Q2 2020 - 37
IEEE Circuits and Systems Magazine - Q2 2020 - 38
IEEE Circuits and Systems Magazine - Q2 2020 - 39
IEEE Circuits and Systems Magazine - Q2 2020 - 40
IEEE Circuits and Systems Magazine - Q2 2020 - 41
IEEE Circuits and Systems Magazine - Q2 2020 - 42
IEEE Circuits and Systems Magazine - Q2 2020 - 43
IEEE Circuits and Systems Magazine - Q2 2020 - 44
IEEE Circuits and Systems Magazine - Q2 2020 - 45
IEEE Circuits and Systems Magazine - Q2 2020 - 46
IEEE Circuits and Systems Magazine - Q2 2020 - 47
IEEE Circuits and Systems Magazine - Q2 2020 - 48
IEEE Circuits and Systems Magazine - Q2 2020 - Cover3
IEEE Circuits and Systems Magazine - Q2 2020 - Cover4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2023Q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2023Q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2023Q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021Q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q1
https://www.nxtbookmedia.com