IEEE Circuits and Systems Magazine - Q1 2021 - 37

representations, a research effort focused on this purpose
is required. For the other types of new paradigms of computation, such as QC, the quantum computer platforms
publicly available, i.e., IBM Q [169] and QI from QuTech
[168], provide both simulators and real quantum computers at the back end. They are quite useful for performing
an investigation of QC and introduce this topic with a practical component in university curricula. They are valuable
instruments for simulating new quantum algorithms and
circuits for several applications, extending their usage far
beyond the domain of quantum mechanics.
Acknowledgments
This work was partially supported by the European
Union Horizon 2020 research and innovation program
under grant agreement No. 779391 (FutureTPM) and by
national funds through Fundação para a Ciência e a Tecnologia (FCT) under project number UIDB/50021/2020.
I would also like to acknowledge the contributions of
all MSc and PhD students that I have supervised over
the years. They have been a source of inspiration and
challenges in the adventure that research on computer
arithmetic has been for me.
Leonel Sous a received a Ph.D. degree in
Electrical and Computer Engineering
from the Instituto Superior Técnico
(IST), Universidade de Lisboa (UL), Lisbon, Portugal, in 1996, where he is currently a Full Professor. He is also a Senior Researcher with the R&D Instituto de Engenharia de
Sistemas e Computadores (INESC-ID). His research interests include computer arithmetic, VLSI architectures,
parallel computing and signal processing. He has contributed to more than 200 papers in journals and international conferences, for which he has received several
awards, including the DASIP'13 Best Paper Award, SAMOS'11 'Stamatis Vassiliadis' Best Paper Award, DASIP'10
Best Poster Award, and Honorable Mention Award UTL/
Santander Totta for the quality of his publications in 2009
and 2016. He has contributed to the organization of several international conferences, typically as program
chair and as a general and topic chair, and has given keynotes in some of them. He has edited four special issues
of international journals; he is currently the Associate
Editor of the IEEE Transactions on Computers, IEEE Access, Springer JRTIP, and Senior Editor of the Journal on
Emerging and Selected Topics in Circuits and Systems.
He has co-edited the books Circuits and Systems for Security and Privacy (CRC, 2018) and Embedded Systems Design with Special Arithmetic and Number Systems (Springer,
2017). He is a Fellow of the IET, a Distinguished Scientist
of the ACM and a Senior Member of the IEEE.
FIRST QUARTER 2021

References
[1] D. Bishop, " Nanotechnology and the end of Moore's law? " Bell Labs
Tech. J., vol. 10, no. 3, pp. 23-28, 2005. doi: 10.1002/bltj.20117.
[2] " How much data is generated every minute? " SocialMediaToday,
2018. [Online]. Available: https://www.socialmediatoday.com/news/
how-much-data-is-generated-every-minute-infographic-1/525692/
[3] P. Martins, J. Eynard, J. Bajard, and L. Sousa, " Arithmetical improvement of the round-off for cryptosystems in high-dimensional lattices, "
IEEE Trans. Comput., vol. 66, no. 12, pp. 2005-2018, 2017. doi: 10.1109/
TC.2017.2690420.
[4] T. Tay and C. Chang, " A non-iterative multiple residue digit error detection and correction algorithm in RRNS, " IEEE Trans. Comput., vol. 65,
no. 2, pp. 396-408, 2016. doi: 10.1109/TC.2015.2435773.
[5] S. H. Park et al., " Performance comparisons of III-V and Strained-Si in
planar FETs and nonplanar FinFETs at ultrashort gate length (12 nm), "
IEEE Trans. Electron Devices, vol. 59, no. 8, pp. 2107-2114, 2012. doi:
10.1109/TED.2012.2198481.
[6] " 7nm technology, " TSMC, 2019. [Online]. Available: https://www
.tsmc.com/english/dedicatedFoundry/technology/7nm.htm
[7] " International technology roadmap for semiconductor: Emerging
research devices, " SEMATECH, Tech. Rep., 2003.
[8] M. LaPedus, " Big trouble at 3nm, " 2018. [Online]. Available: https://
semiengineering.com/big-trouble-at-3nm/
[9] " International technology roadmap for semiconductor 2.0: Beyond
CMOS, " S. I. Association, Tech. Rep., 2015.
[10] N. G. Kingsbury and P. J. Rayner, " Digital filtering using logarithmic
arithmetic, " Electron. Lett., vol. 7, p. 56-58, 1971. doi: 10.1049/el:19710039.
[11] E. Swartzlander and A. Alexopoulos, " The sign/logarithm number
system, " IEEE Trans. Comput., vol. C-24, no. 12, p. 1238-1242, 1975. doi:
10.1109/T-C.1975.224172.
[12] D. Miyashita, E. H. Lee, and B. Murmann, " Convolutional neural networks
using logarithmic data representation, " CoRR, vol. abs/1603.01025, 2016.
[13] F. J. Taylor, R. Gill, J. Joseph, and J. Radke, " A 20 bit logarithmic
number system processor, " IEEE Trans. Comput., vol. 37, no. 2, pp. 190-
200, Feb. 1988. doi: 10.1109/12.2148.
[14] F. de Dinechin and A. Tisserand, " Multipartite table methods, " IEEE
Trans. Comput., vol. 54, no. 3, pp. 319-330, Mar. 2005. doi: 10.1109/TC.2005.54.
[15] J. Coleman and E. Chester, " A 32-bit logarithmic arithmetic unit and
its performance compared to floating-point, " in Proc. IEEE Symp. Computer Arithmetic, 1999, pp. 142-151.
[16] D. Lewis, " Complex logarithmic number system arithmetic using
high-radix redundant CORDIC algorithms, " in Proc. 14th IEEE Symp.
Computer Arithmetic, 1999, pp. 194-203.
[17] C. Chen, R. Chen, and C. Yang, " Pipelined computation of very large
word-length LNS addition/subtraction with polynomial hardware cost, " IEEE
Trans. Comput., vol. 49, no. 7, pp. 716-726, July 2000. doi: 10.1109/12.863041.
[18] C. Chen and R. Chen, " Performance-improved computation of very
large word-length LNS addition/subtraction using signed-digit arithmetic, " in Proc. IEEE Int. Conf. Appl.-Specific Syst., Archit., Process. (ASAP),
June 2003, pp. 337-347.
[19] J. Coleman, E. Chester, C. Softley, and J. Kadlec, " Arithmetic on the
European logarithmic microprocessor, " IEEE Trans. Comput., vol. 49, no.
7, pp. 702-715, July 2000. doi: 10.1109/12.863040.
[20] B. Lee and N. Burgess, " A parallel look-up logarithmic number
system addition/subtraction scheme for FPGA, " in Proc. IEEE Int. Conf.
Field-Programm. Technol. (FPT), Dec. 2003, pp. 76-83.
[21] H. Fu, O. Mencer, and W. Luk, " FPGA designs with optimized logarithmic arithmetic, " IEEE Trans. Comput., vol. 59, no. 7, pp. 1000-1006,
July 2010. doi: 10.1109/TC.2010.51.
[22] J. N. Coleman and R. Che Ismail, " LNS with co-transformation competes with floating-point, " IEEE Trans. Comput., vol. 65, no. 1, pp. 136-
146, Jan. 2016. doi: 10.1109/TC.2015.2409059.
[23] Y. Popoff, F. Scheidegger, M. Schaffner, M. Gautschi, F. K. Gürkaynak,
and L. Benini, " High-efficiency logarithmic number unit design based
on an improved cotransformation scheme, " in Proc. Design, Autom. Test
Europe Conf. Exhib. (DATE), Mar. 2016, pp. 1387-1392.
[24] D. Yu and D. M. Lewis, " A 30-b integrated logarithmic number system processor, " IEEE J. Solid-State Circuits, vol. 26, pp. 1433-1440, 1991.
doi: 10.1109/4.90098.
[25] M. Arnold, " A VLIW architecture for logarithmic arithmetic, " in
Proc. Euromicro Symp. Digital Syst. Design, 2003, pp. 294-302.
[26] J. Coleman et al., " The European logarithmic microprocesor, " IEEE
Trans. Comput., vol. 57, no. 4, pp. 532-546, 2008. doi: 10.1109/TC.2007.70791.
IEEE CIRCUITS AND SYSTEMS MAGAZINE

37
https://www.socialmediatoday.com/news/how-much-data-is-generated-every-minute-infographic-1/525692/ https://www.socialmediatoday.com/news/how-much-data-is-generated-every-minute-infographic-1/525692/ https://www.tsmc.com/english/dedicatedFoundry/technology/7nm.htm https://www.tsmc.com/english/dedicatedFoundry/technology/7nm.htm https://www.semiengineering.com/big-trouble-at-3nm/ https://www.semiengineering.com/big-trouble-at-3nm/
IEEE Circuits and Systems Magazine - Q1 2021

Table of Contents for the Digital Edition of IEEE Circuits and Systems Magazine - Q1 2021
