IEEE Consumer Electronics Magazine - September/October 2022 - 79

Figure 5. Pc comparison corresponding to different
DSP frameworks.
and encrypted hash-based digital signature
approach in terms of security metrics such as
the probability of coincidence and TT ability. As
evident from the experimental validation that
palmprint biometric-based approach achieves a
lower probability of coincidence (pc) and higher
TT value due to larger signature strength causing
more number of embedded encoded bits in the
IP core design. This results in stronger digital evidence
against IP piracy and fraudulent claim of IP
ownership, than encrypted hash-based digital
approach.
CONCLUSION
This article presented the following contributions
for secured DSP core design in CE systems:
1) palmprint biometric signature-based technique
verus encrypted hash-based digital signature
technique in terms of security
parameters, characteristics, and properties
2) complete demonstration of palmprint biometric
based security technique from capturing
input palmprint image to generating
corresponding digital template to finally
embedding the same in IP cores of CE
systems
3) presents the flow methodology of encrypted
hash-based digital signature approach for
securing reusable IP cores.
The palmprint biometric approach achieves
the number of times improvements in security
and robustness over encrypted hash-based digital
signature approach in terms of, first, Pc in the
range of 10-105 and, second, TT in the range of
108-1078.
Figure 6. TT comparison corresponding to different
DSP frameworks.
&REFERENCES
1. M. Beaumont et al., " Hardware Trojans - Prevention,
detection, countermeasures (A literature review), "
Australian Govern., Dept. Defence, Defence Sci.
Technol. Org., Australia, DSTO-TN-1012.
2. C. Pilato, S. Garg, K. Wu, R. Karri, and F. Regazzoni,
" Securing hardware accelerators: A new challenge for
high-level synthesis, " IEEEEmbeddedSyst. Lett.,
vol. 10, no. 3, pp. 77-80, Sep. 2018.
3. S. Rai, A. Rupani, P. Nath, and A. Kumar,
" Hardware watermarking using polymorphic inverter
designs based on reconfigurable
nanotechnologies, " in Proc. IEEE Comput. Soc.
Annu. Symp. VLSI, 2019, pp. 663-669.
4. Y. Xie and A. Srivastava, " Anti-SAT: Mitigating SAT
attack on logic locking, " IEEETrans. Comput.-Aided
Des. Integr. Circuits Syst., vol. 38, no. 2, pp. 199-207,
Feb. 2019.
5. S. Rizzo, F. Bertini, and D. Montesi, " Fine-grain
watermarking for intellectual property protection, "
EURASIPJ. Inf. Secur., vol. 2019, no. 10, pp. 1-20,
2019.
6. F. Koushanfar, I. Hong, and M. Potkonjak, " Behavioral
synthesis techniques for intellectual property
protection, " ACMTrans. Des. Autom. Electron. Syst.,
vol. 10, no. 3, pp. 523-545, Jul. 2005.
7. R. Karmakar and S. Chattopadhyay, " Hardware IP
protection using logic encryption and watermarking, "
in Proc. IEEE Int. Test Conf., 2020, pp. 1-10.
8. A. Sengupta, E. R. Kumar, and N. P. Chandra,
" Embedding digital signature using encryptedhashing
for protection of DSP Cores in CE, " IEEE
Trans. Consum. Electron., vol. 65, no. 3, pp. 398-407,
Aug. 2019.
9. Y. Lao and K. K. Parhi, " ObfuscatingDSP circuits via highlevel
transformations, " IEEETrans.VeryLargeScale
Integr. Syst., vol. 23, no. 5, pp. 819-830, May 2015.
September/October 2022
79
IEEE Consumer Electronics Magazine - September/October 2022

Table of Contents for the Digital Edition of IEEE Consumer Electronics Magazine - September/October 2022
