IEEE Solid-States Circuits Magazine - Summer 2018 - 70

[14] B.-R.-S. Sung, C.-K. Lee, W. Kim, J.-I. Kim,
H.-K. Hong, G.-G. Oh, C.-H. Lee, M. Choi,
H.-J. Park, and S.-T. Ryu, "A 6 bit 2 GS/s
flash-assisted time-interleaved (FATI) SAR
ADC with background offset calibration,"
in Proc. IEEE Asian Solid-State Circuits
Conf., Nov. 2013, pp. 281-284.
[15] S. Lee, A. P. Chandrakasan, and H.-S. Lee,
"A 1GS/s 10b 18.9mW time-interleaved
SAR ADC with background timing-skew
calibration," in Proc. IEEE Int. Solid-State
Circuits Conf., Feb. 2014, pp. 384-385.
[16] B.-R.-S. Sung, D.-S. Jo, I.-H. Jang, D.-S. Lee,
Y.-S. You, Y.-H. Lee, H.-J. Park, and S.-T.
Ryu, "A 21fj/conv-step 9 ENOB 1.6GS/s
2x time-interleaved FATI SAR ADC with
background offset and timing-skew calibration in 45nm CMOS," in Proc. IEEE Int.
Solid-State Circuits Conf., Feb. 2015, pp.
464-465.
[17] M. Tamba, A. Shimizu, H. Munakata,
and T. Komuro, "A method to improve
SFDR with random interleaved sampling
method," in Proc. Int. Test Conf., 2001, pp.
512-520.
[18] J. Elbornsson, F. Gustafsson, and J.-E.
Eklund, "Analysis of mismatch effects in a
randomly interleaved A/D converter system," IEEE Trans. Circuits Syst. I, vol. 52,
no. 3, pp. 465-476, Mar. 2005.
[19] K. C. Dyer, D. Fu, P. J. Hurst, and S. H. Lewis,
"An analog background calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits,
vol. 33, no. 12, pp. 1912-1919, Dec. 1998.
[20] K. Doris, E. Janssen, C. Nani, A. Zanikopoulos, and G. van der Weide, "A 480 mW
2.6 GS/s 10b time-interleaved ADC With
48.5 dB SNDR up to Nyquist in 65 nm
CMOS," IEEE J. Solid-State Circuits, vol. 46,
no. 12, pp. 2821-2833, Dec. 2011.
[21] S. Devarajan, L. Singer, D. Kelly, S. Kosic,
T. Pan, J. Silva, J. Brunsilius, D. Rey-Losada, F. Murden, C. Speir, J. Bray, E. Otte, N.
Rakuljic, P. Brown, T. Weigandt, Q. Yu, D.
Paterson, C. Petersen, and J. Gealow, "A
12b 10GS/s interleaved pipeline ADC in
28nm CMOS technology," in Proc. IEEE Int.
Solid-State Circuits Conf., Feb. 2017, pp.
288-289.
[22] K. Poulton, J. J. Corcoran, and T. Hornak,
"A 1-GHz 6-bit ADC System," IEEE J. SolidState Circuits, vol. SC-22, no. 6, pp. 962-
970, Dec. 1987.
[23] K. Poulton, R. Neff, A. Muto, W. Liu, A.
Burstein, and M. Heshami, "A 4 GSample/s
8b ADC in 0.35μm CMOS," in Proc. IEEE Int.
Solid-State Circuits Conf., Feb. 2002, pp.
166-167.
[24] C. H. Law, P. J. Hurst, and S. H. Lewis, "A
four-channel time-interleaved ADC with
digital calibration of interchannel timing
and memory errors," IEEE J. Solid-State
Circuits, vol. 45, no. 10, pp. 2091-2103,
Oct. 2010.
[25] N. Le Dortz, J.-P. Blanc, T. Simon, S. Verhaeren, E. Rouat, P. Urard, S. Le Tual, D.
Goguet, C. Lelandais-Perrault, P. Benabes,
"A 1.62GS/s time-interleaved SAR ADC
with digital background mismatch calibration achieving interleaving spurs below 70 dBFS," in Proc. IEEE Int. Solid-State
Circuits Conf., Feb. 2014, pp. 386-387.
[26] L. Kull, T. Toifl, M. Schmatz, P. A. Francese, C. Menolfi, M. Braendil, M. Kossel,
T. Morf, T. M. Andersen, and Y. Leblebici,
"A 90GS/s 8b 667mW 64x interleaved SAR
ADC in 32nm digital SOI CMOS," in Proc.
IEEE Int. Solid-State Circuits Conf., Feb.
2014, pp. 378-379.

70

su m m e r 2 0 18

[27] S. W. Golomb, Sequences with Randomness
Properties. Baltimore, MD: Glen L. Martin Co., 1955.
[28] B. Elspas, "The theory of autonomous linear sequential networks," IRE Trans. Circuit Theory, vol. 6, no. 1, pp. 45-60, Mar.
1959.
[29] D. Wang, J. P. Keane, P. J. Hurst, B. C. Levy,
and S. H. Lewis, "Convergence analysis of
a background interstage gain calibration
technique for pipelined ADCs," in Proc.
IEEE Int. Symp. Circuits and Systems, May
2005, pp. 4058-4061.
[30] J. Li and U.-K. Moon, "Background calibration techniques for multistage pipelined ADCs with digital redundancy," IEEE
Trans. Circuits Syst. II, vol. 50, no. 9, pp.
531-538, Sept. 2003.
[31] J. McNeill, M. C. W. Coln, and B. J. Larivee,
"Split ADC architecture for deterministic
digital background calibration of a 16-bit
1-MS/s ADC," IEEE J. Solid-State Circuits,
vol. 40, no. 12, pp. 2437-2445, Dec. 2005.
[32] S. S. Haykin, Adaptive Filter Theory. Englewood Cliffs, NJ: Prentice-Hall, 1986, p. 689.
[33] E. Siragusa and I. Galton, "A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS
pipelined ADC," IEEE J. Solid-State Circuits,
vol. 39, no. 12, pp. 2126-2138, Dec. 2004.
[34] J. P. Keane, P. J. Hurst, and S. H. Lewis,
"Background interstage gain calibration technique for pipelined ADCs," IEEE
Trans. Circuits Syst. I, vol. 52, no. 1, pp.
32-43, Jan. 2005.
[35] A. Panigada and I. Galton, "A 130 mW 100 MS/s
Pipelined ADC With 69 dB SNDR enabled
by digital harmonic distortion correction," IEEE J. Solid-State Circuits, vol. 44,
no. 12, pp. 3314-3328, Dec. 2009.
[36] N. Rakuljic and I. Galton, "Suppression of
quantization-induced convergence error
in pipelined ADCs with harmonic distortion correction," IEEE Trans. Circuits Syst.
I, vol. 60, no. 3, pp. 593-602, Mar. 2013.
[37] R. Jewett, K. Poulton, K.-C. Hsieh, and J.
Doernberg, "A 12b 128MSample/s ADC with
0.05LSB DNL," in Proc. IEEE Int. Solid-State
Circuits Conf., pp. 138-139. Feb. 1997.
[38] B. C. Levy, "A study of subtractive digital dither in single-stage and multi-stage
quantizers," IEEE Trans. Circuits Syst. I,
vol. 60, no. 11, pp. 2888-2901, Nov. 2013.
[39] A. M. A. Ali, H. Dinc, P. Bhoraskar, C. Dillon, S. Puckett, B. Gray, C. Speir, J. Lanford, J. Brunsilius, P. R. Derounian, B. Jeffries, U. Mehta, M. McShea, and R. Stop,
"A 14 Bit 1 GS/s RF sampling pipelined
ADC With background calibration," IEEE
J. Solid-State Circuits, vol. 49, no. 12, pp.
2857-2867, Dec. 2014.

About the Authors
Kenneth C. Dyer (kdyer@ieee.org) received the B.S., M.S., and Ph.D. degrees in electrical engineering from
the University of California, Davis, in
1990, 1993, and 1998, respectively. His
doctoral research focused on error correction for time-interleaved analog-todigital converters. From 1998 through
2010, he worked with several communications integrated circuit companies,
including Level One, Intel, and Keyeye,
designing circuits for CAT5/6 Ethernet

IEEE SOLID-STATE CIRCUITS MAGAZINE

products in Sacramento, California.
From 2010 to 2013, he worked on light
sensor products at Intersil in Milpitas, California. In early 2013. he joined
Semtech to develop high-speed data
converters. In 2016, he joined Rambus
in Sunnyvale, California, as a senior
principal data converter architect.
John P. Keane (jpkeane@ieee.org)
received the B.E. degree in electrical and electronic engineering from
University College Dublin, Ireland,
in 1998 and the M.S. and Ph.D. degrees in electrical engineering from
the University of California, Davis,
in 2002 and 2004, respectively. Since
2004, he has been with Keysight
Technologies (formerly Agilent Technologies), Santa Clara, California,
where he is engaged in research on
high-performance integrated circuits
for measurement applications. His
research interests include timing recovery and adaptive equalization for
high-speed serial transceivers and
the design and calibration of highresolution data converters.
Stephen H. Lewis (shlewis@ucdavis
.edu) received the B.S. degree from
Rutgers University, New Brunswick,
New Jersey, in 1979, the M.S. degree
from Stanford University, Stanford,
California, in 1980, and the Ph.D. degree from the University of California, Berkeley, in 1987, all in electrical
engineering. From 1980 to 1982, he
was with Bell Laboratories in Whippany, New Jersey, where he was involved in circuit design for magnetic
recording. In 1988, he rejoined Bell
Laboratories in Reading, Pennsylvania, where he concentrated on the design of analog-to-digital converters.
In 1991, he joined the Department of
Electrical and Computer Engineering, University of California, Davis,
where he is now a professor. He is
a coauthor of a college textbook on
analog integrated circuits, and his
research interests include data conversion, signal processing, and analog circuit design.
IEEE Solid-States Circuits Magazine - Summer 2018

Table of Contents for the Digital Edition of IEEE Solid-States Circuits Magazine - Summer 2018
