IEEE Solid-States Circuits Magazine - Summer 2019 - 74

[70] U. Rührmair et al., "PUF modeling attacks on simulated and silicon data,"
IEEE Trans. Inf. Forensics Security, vol. 8,
no. 11, pp. 1876-1891, 2013.
[71] S. Rosenblatt et al., "Field tolerant dynamic
intrinsic chip ID using 32 nm high-K/metal
gate SOI embedded DRAM," IEEE J. Solid
State Circuits, vol. 48, no. 4, pp. 940-947,
2013. doi: 10.1109/JSSC.2013.2239134.
[72] A. Rukhin et al. "A statistical test suite for
random and pseudorandom number generators for cryptographic applications,"
National Institute of Standards and Technology, 2010. [Online]. Available: https://
nvlpubs.nist.gov/nistpubs/legacy/sp/
nistspecialpublication800-22r1a.pdf
[73] NXP Semiconductor, "NXP secure microcontroller SmartMX2 P60-Step-Up!" Jan. 2016.
[Online]. Available: https://www.nxp.com/
docs/en/brochure/75017695.pdf
[74] C. Paar and J. Pelzl, Understanding Cryptography: A Textbook for Students and Practitioners. Cham, Switzerland: Springer, 2010.
[75] R. Renner and S. Wolf, "Smooth Rényi
entropy and applications," in Proc. Int.
Symp. Information Theory, 2004, p. 233.
[76] S. Skorobogatov, "Local heating attacks
on flash memory devices," in Proc. 2009
IEEE Int. Workshop Hardware-Oriented
Security and Trust.
[77] S. Skorobogatov, "Flash memory 'bumping ' attack s," in Proc. Int. Workshop
Cryptographic Hardware and Embedded
Systems, 2010, pp 158-172.
[78] W. Stallings, Cryptography and Network
Security: Principles and Practice, 6th ed.
London: Pearson, 2014.
[79] S. Skorobogatov, "How microprobing can
attack encrypted memory," in Proc. 2017
Euromicro Conf. Digital System Design.
[80] Y. Su, J. Holleman, and B. Otis, "A 1.6pJ/
bit 96% stable chip-ID generating circuit
using process variations," 2007 IEEE Int.
Solid-State Circuits Conf. Dig. Tech. Papers,
pp. 406-408, 2007.
[81] S. Satpathy et al., "13fJ/bit probing-resilient 250K PUF array with soft darkbit
masking for 1.94% bit-error in 22nm trigate CMOS," in Proc. 40th European SolidState Circuits Conf., 2014, pp. 239-242.
[82] S. Satpathy et al., "A 4-fJ/b delay-hardened physically unclonable function circuit with selective bit destabilization in
14-nm trigate CMOS," IEEE J. Solid-State
Circuits, vol. 52, no. 4, pp. 940-949,
2017. doi: 10.1109/JSSC.2016.2636859.
[83] S. Satpathy et al., "An all-digital unified
static/dynamic entropy generator featuring self-calibrating hierarchical Von
Neumann extraction for secure privacypreserving mutual authentication in
IoT mote platforms," in Proc. 2018 IEEE
Symp. VLSI Circuits, pp. 169-170.
[84] S. Taneja and M. Alioto, Ultra-low power
crypto-engine based on Simon 32/64 for
energy- and area-constrained integrated systems. 2018. [Online]. Available:
https://arxiv.org/abs/1811.08507
[85] S. Taneja and M. Alioto, "Physically unclonable function design margin reduction via
in-situ and PVT sensor fusion," in Proc. European Solid-State Circuits Conf., 2019.
[86] S. Taneja, A. B. Alvarez, and M. Alioto,
"Fully synthesizable PUF featuring hysteresis and temperature compensation
for 3.2% native BER and 1.02  fJ/b in
40nm," IEEE J. Solid-State Circuits, vol. 53,
no. 10, pp. 2828-2839, 2018. doi: 10.1109/
JSSC.2018.2865584.
[87] C. Tokunaga, D. Blaauw, and T. Mudge,
"True random number generator with a
metastability-based quality control," IEEE
J. Solid-State Circuits, vol. 43, no. 1, pp. 78-
85, 2008. doi: 10.1109/JSSC.2007.910965.

74

SU M M E R 2 0 19

[88] J. von Neumann, "Various techniques
used in connection with random digits,"
J. Res. Natl. Bur. Stand. Appl. Math Series,
vol. 12, pp. 36-38, 1951.
[89] I. Verbauwhede, J. Balasch, S. S. Roy, and A.
Van Herrewege, "Circuit challenges from cryptography," 2015 IEEE Int. Solid-State Circuits
Conf. Dig. Tech. Papers, 2015, pp. 428-429.
[90] Verayo, "Verayo PUF IP," 2013. [Online].
Available: http://www.verayo.com/tech
.php
[91] M.-Y. Wu et al., "A PUF scheme using competing oxide rupture with bit error rate
approaching zero," in Proc. 2018 IEEE Int.
Solid-State Circuits Conf. pp. 130-131.
[92] W.-C. Wang, Y. Yona, Y. Wu, S. Diggavi,
and P. Gupta, Implementation and analysis of stable PUFs using gate oxide breakdown. 2018. [Online]. Available: https://
arxiv.org/abs/1808.01516
[93] T. Xu, J. B. Wendt, and M. Potkonjak,
"Matched digital PUFs for low power security in implantable medical devices,"
in Proc. 2014 IEEE Int. Conf. Healthcare
Informatics, pp. 33-38.
[94] K. Yang, D. Blaauw, and D. Sylvester,
"An all-digital edge racing true random
number generator robust against PVT
variations," IEEE J. Solid-State Circuits,
vol. 51, no. 4, pp. 1022-1031, 2016.
[95] K. Yang, Q. Dong, D. Blaauw, and D. Sylvester, "A physically unclonable function
with BER <10−8 for robust chip authentication using oscillator collapse in 40nm
CMOS," 2015 IEEE Int. Solid-State Circuits
Conf. Dig, Tech. Papers, 2015, pp. 254-255.
[96] K. Yang, D. Blaauw, and D. Sylvester, "Hardware designs for security in ultra-low-power IoT systems: An overview and survey,"
IEEE Micro, vol. 37, no. 6, pp. 72-89, 2017.
[97] K. Yang et al., "A 28nm integrated true
random number generator harvesting
entropy from MRAM," in Proc. 2018 IEEE
Symp. VLSI Circuits, pp. C171-172.
[98] X. Xi, H. Zhuang, N. Sun, and M. Orshansky, "Strong subthreshold current array
PUF with 265 challenge-response pairs
resilient to machine learning attacks in
130nm CMOS," in Proc. 2017 Symp. VLSI
Circuits, pp. 268-269.
[99] S. Yasuda, H. Satake, T. Tanamoto, R. Ohba,
K. Uchida, and S. Fujita, "Physical random
number generator based on MOS structure
after soft breakdown," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1375-1377, 2004.
[100] K. Yang, D. Fick, M. B. Henry, Y. Lee, D.
Blaauw, and D. Sylvester, "A 23Mb/s 23pJ/b
fully synthesized true-random-number
generator in 28nm and 65nm CMOS," 2014
IEEE Int. Solid-State Circuits Conf. Dig. Tech.
Papers, 2014, pp. 280-281.
[101] W. Zhao, Y. Ha, and M. Alioto, "Novel selfbody-biasing and statistical design for
near-threshold circuits with ultra energyefficient AES as case study," IEEE Trans.
Very Large Scale Integr. (VLSI) Syst., vol.
23, no. 8, pp. 1390-1401, 2015.
[102] Y. Zhang, K. Yang, M. Saligane, D. Blaauw,
and D. Sylvester, "A compact 446 Gbps/W
AES accelerator for mobile SoC and IoT in
40nm," in Proc. 2016 IEEE Symp. VLSI Circuits.
[103] A.-R. Sadeghi and D. Naccache, Eds., Towards Hardware-Intrinsic Security: Foundations and Practice. Cham, Switzerland:
Springer, 2010
[104] Microsemi Corporation, SmartFusion2
SoC FPGA PB0115 Product Brief, Aliso
Viejo, CA, 2017.
[105] A. Alvarez, W. Zhao, and M. Alioto, "Static physically unclonable functions for
secure chip identification with 1.9-5.8%
native bit instability at 0.6-1 V and 15 fJ/
bit in 65nm," IEEE J. Solid-State Circuits,
vol. 51, no. 3, pp. 763-775, Mar. 2016.

IEEE SOLID-STATE CIRCUITS MAGAZINE

[106] B. D. Choi and D. K. Kim, "Apparatus and
method for generating identification
key," U.S. Patent 10 032 729, July 24, 2018.
[107] J. Li, T. Yang, M. Yang, P. R. Kinget, and
M. Seok, "An area-efficient microprocessor-based SoC with an instruction-cache
transformable to an ambient temperature sensor and a physically unclonable
function," IEEE J. Solid-State Circuits, vol.
53, no. 3, pp. 728-737, 2018
[108] B. Karpinskyy, Y. Lee, Y. Choi, Y. Kim, M.
Noh, and S. Lee, "Physically unclonable
function for secure key generation with
a key error rate of 2E-38 in 45nm smartcard chips," ISSCC Dig. Tech. Papers, San
Francisco, CA, 2016, pp. 158-160
[109] Y. Cao, C. Q. Liu, C. H. Chang, "A low
power diode-clamped inverter-based
strong physical unclonable function for
robust and lightweight authentication,"
IEEE Trans. Circuits Syst. I, Reg. Papers,
vol. 65, no. 11, pp. 3864-3873, Nov. 2018
[110] Y. Zhang et al., "Recryptor: A reconfigurable in-memory cryptographic
Cortex-M0 processor for IoT," Symp. VLSI
Circuits, June 5-8, 2017. doi: 10.23919/
VLSIC.2017.8008501.
[111] M. Hutter, J. Schilling, P. Schwabe, and
W. Wieser, "NaCl's Crypto_box in Hardware," Int. Workshop CHES, 2015, pp. 81-
101. doi: 10.1007/978-3-662-48324-4_5.
[112] M. Hutter, M. Feldhofer, and J. Wolkerstorfer, "A cryptographic processor for lowresource devices: Canning ECDSA and
AES like sardines," WISTP LNCS, vol. 6633,
pp. 144-159, 2011
[113] S. Satpathy et al., "220mV-900mV 794/584/
754 Gbps/W reconfigurable GF(24)2 AES/
SMS4/Camellia symmetric-key cipher accelerator in 14nm Tri-Gate CMOS," Symp.
VLSI Circuits, June 18-22, 2018. doi:
10.1109/VLSIC.2018.8502262.

About the Author
Massimo Alioto (malioto@ieee.org) is
with the Department of Electrical and
Computer Engineering at the National
University of Singapore, where he leads
the Green IC group and the Integrated
Circuits and Embedded Systems area.
He received his M.Sc. degree in electronics engineering in 1997 and his
Ph.D. degree in electrical engineering in
2001, both from the University of Catania, Italy. He has held positions at the
University of Siena, Italy; Intel Labs; the
University of Michigan, Ann Arbor; the
University of California, Berkeley; and
EPFL-Lausanne. He has authored more
than 270 publications and three books
and is editor-in-chief of IEEE Transactions on Very Large Scale Integration
Systems and a Technical Program Committee member of the IEEE International
Solid-State Circuits Conference. His research interests include self-powered
wireless integrated systems, widely
energy-scalable systems, data-driven
integrated systems, and hardware security. He is a Fellow of the IEEE.
http://www.verayo.com/tech.php http://www.verayo.com/tech.php https://nvlpubs.nist.gov/nistpubs/legacy/sp/nistspecialpublication800-22r1a.pdf https://nvlpubs.nist.gov/nistpubs/legacy/sp/nistspecialpublication800-22r1a.pdf https://www.nxp.com/docs/en/brochure/75017695.pdf http://www.arxiv.org/abs/1808.01516 https://www.nxp.com/docs/en/brochure/75017695.pdf http://www.arxiv.org/abs/1808.01516 https://www.arxiv.org/abs/1811.08507
IEEE Solid-States Circuits Magazine - Summer 2019

Table of Contents for the Digital Edition of IEEE Solid-States Circuits Magazine - Summer 2019
