IEEE Solid-States Circuits Magazine - Summer 2021 - 46

[12] B. J. Blalock and P. E. Allen, " A low-voltage,
bulk-driven MOSFET current mirror for
CMOS technology, " in Proc. IEEE Int. Symp.
Circuits Syst. (ISCAS), 1995, pp. 1972-1975.
[13] W. Sansen, Analog Design Essentials. New
York: Springer-Verlag, 2006. doi: 10.1109/
ISCAS.1995.523807.
[14] M. Seok, G. Kim, D. Blaauw, and D. Sylvester,
" A portable 2-transistor picowatt
temperature-compensated voltage reference
operating at 0.5 V, " IEEE J. Solid-State
Circuits, vol. 47, no. 10, pp. 2534-2545,
2012. doi: 10.1109/JSSC.2012.2206683.
[15] A. Amaravati, M. Dave, M. S. Baghini, and
D. K. Sharma, " 800-nA process-and-voltage-invariant
106-dB PSRR PTAT current
reference, " IEEE Trans. Circuits Syst. II, Exp.
Briefs, vol. 60, no. 9, pp. 577-581, 2013. doi:
10.1109/ TCSII.2013.2268435.
[16] U. Cilingiroglu, A. Becker-Gomez, and
K. T. Veeder, " An evaluation of MOS interface-trap
charge pump as an ultralow
constant-current generator, " IEEE J. SolidState
Circuits, vol. 38, no. 1, pp. 71-83,
2003. doi: 10.1109/JSSC.2002.806282.
[17] D. Qiu, " Circuit design of an integrable
simulated inductor and its applications, "
IEEE Trans. Instrum. Meas., vol. 40, no. 6,
pp. 902-907, 1991. doi: 10.1109/19.119765.
[18] S. Chatterjee, Y. Tsividis, and P. Kinget,
" 0.5-V analog circuit techniques and their
application in OTA and filter design, "
IEEE J. Solid-State Circuits, vol. 40, no.
12, pp. 2373-2387, 2005. doi: 10.1109/
JSSC.2005.856280.
[19] T. Soorapanth, C. P. Yue, D. K. Shaeffer,
T. I. Lee, and S. S. Wong, " Analysis
and optimization of accumulation-mode
varactor for RF ICs, " in Proc. Symp. VLSI
Circuits, 1998, pp. 32-33. doi: 10.1109/VLSIC.1998.687993.
[20]
Y Wu, M. Ismail, and H. Olsson, " A novel
CMOS fully differential inductorless RF
bandpass filter, " in Proc. IEEE Int. Symp.
Circuits Syst. (ISCAS), 2000, pp. 149-152.
doi: 10.1109/ISCAS.2000.858710.
[21] S. C. Cripps, O. Nielsen, D. Parker, and
J. A. Turner, " An experimental evaluation
of X-band mixers using dual-gate
GaAs MESFETs, " in Proc. 1977 7th Eur.
Microw. Conf., pp. 101-104. doi: 10.1109/
EUMA.1977.332410.
[22] K. Bult and G. J. G. M. Geelen, " An inherently
linear and compact MOST-only current
division technique, " IEEE J. Solid-State
Circuits, vol. 27, no. 12, pp. 1730-1735,
1992. doi: 10.1109/4.173099.
[23] R. Mao, K. Keller, and R. Ahrons, " Integrated
MOS analog delay line, " in IEEE ISSCC
Dig. Tech. Papers, 1969, pp. 164-165. doi:
10.1109/JSSC.1969.1049996.
[24] P. Villard, " Transformateur à haut voltage.
A survolteur cathodique, " J. Phys. Theor.
Appl., vol. 10, no. 1, pp. 28-32, 1901. doi:
10.1051/jphystap:019010010002801.
[25] R. R. Harrison, " A low-power,
low-noise
CMOS amplifier for neural recording applications, "
in Proc. IEEE Int. Symp. Circuits
Syst. (ISCAS), 2002, pp. 197-200. doi:
10.1109/ISCAS.2002.1010674.
[26] D. Levacq, C. Liber, V. Dessard, and D.
Flandre, " Composite ULP diode fabrication,
modelling and applications in multiVth
FD SOI CMOS technology, " Solid-State
Electron., vol. 48, no. 6, pp. 1017-1025,
2004. doi: 10.1016/j.sse.2003.12.016.
[27] K. Bult and H. Wallinga, " A class of analog
CMOS circuits based on the square-law
characteristic of an MOS transistor in saturation, "
IEEE J. Solid-State Circuits, vol.
22, no. 3, pp. 357-365, 1987. doi: 10.1109/
JSSC.1987.1052733.
[28] H-Y Huang and J-F Lin, " CMOS bulk input
technique, " in Proc. IEEE Int. Symp.
Circuits Syst. (ISCAS), 2002, p. III. doi:
10.1109/ISCAS.2002.1010208.
[29] J. Ramirez-Angulo, R. G. Carvajal, A.
Torralba, J. Galan, A. P. Vega-Leal, and
J. Tombs, " The flipped voltage follower:
A useful cell for low-voltage low-power
circuit design, " in Proc. IEEE Int. Symp.
Circuits Syst.
(ISCAS), 2002, p. III. doi:
10.1109/ISCAS.2002.1010299.
[30] B. J. Hosticka, " Improvement of the gain
of MOS amplifiers, " IEEE J. Solid-State Circuits,
vol. 14, no. 6, pp. 1111-1114, 1979.
doi: 10.1109/JSSC.1979.1051324.
[31] E. A. Vittoz, " MOS transistors operated
in the lateral bipolar mode and their
application in CMOS technology, " IEEE
J. Solid-State Circuits, vol. 18, no. 3, pp.
273-279, 1983. doi: 10.1109/JSSC.1983.
1051939.
[32] M. Eberlein,
" Bandgap reference circuit
with beta-compensation, " U.S. Patent
9 568 929 B2, Feb. 14, 2017.
About the Authors
Harald Pretl (harald.pretl@jku
.at) received his Dipl. Ing. degree in
electrical engineering from TU Graz,
Austria, in 1997, and his Dr.techn. degree
from the Johannes Kepler University
Linz (JKU) in Linz, Austria,
in 2001. From 2000 to 2011, Pretl
worked at Infineon Technologies as
director and senior principal engineer;
from 2011 to 2019, he worked
at Intel as senior principal engineer.
Since 2015, he has been a full professor
at the Institute for Integrated
Circuits at JKU, Linz, 4040, Austria,
heading the Energy-Efficient Analog
Circuits and Systems group. His
current
research interests are radio-frequency
transceivers, mobile
communications and the Internet of
Things, sensors, and micropower
systems on chip. He is a Senior Member
of IEEE.
Matthias Eberlein (matthias
.eberlein@jku.at) received his German
Diplom degree in semiconductor
electronics from the TU Darmstadt,
Germany, in 1995. He started his career
as an analog-design engineer for
transceiver systems on chips with
Infineon in Munich. Later, he had
various assignments in Germany
and Asia and, most recently, worked
for Intel and Apple corporations. In
parallel, he studied at the Johannes
Kepler University Linz, 4040, Linz,
Austria, toward a Ph.D. degree in
thermal sensor topics. Eberlein has
authored about 30 patents and was
the recipient of the first IEEE Brokaw
Award for Circuit Elegance in
2020. His current research interests
include low-power, sensor, and reference
circuits in FinFET technologies.
He is a Member of IEEE.
46 SUMMER 2021
IEEE SOLID-STATE CIRCUITS MAGAZINE
IEEE Solid-States Circuits Magazine - Summer 2021

Table of Contents for the Digital Edition of IEEE Solid-States Circuits Magazine - Summer 2021
