IEEE Solid-States Circuits Magazine - Summer 2023 - 35

academia, for the " SPICE jockeys "
who blindly run, and trust, SPICE
simulation results. There is no substitute
for knowledge of how circuits
operate and of physical understanding
of how devices behave.
References
[1] L. W. Nagel, " SPICE2, a computer program
to simulate semiconductor circuits, "
Ph.D. thesis, EECS Dept., Univ. California,
Berkeley, Berkeley, CA, USA, May 1975.
[2] W. Shockley, Electrons and Holes in Semiconductors
(With Applications to Transistor
Electronics). New York, NY, USA: Van
Nostrand, 1950.
[3] L. W. Nagel and C. C. McAndrew, " Why
SPICE is just as good and just as bad for
IC design as it was 40 years ago, " in Proc.
48th Eur. Solid-State Device Res. Conf. (ESSDERC),
2018, pp. 170-173, doi: 10.1109/
ESSDERC.2018.8486875.
[4] L. W. Nagel and C. C. McAndrew, " Is SPICE
good enough for tomorrow's analog? " in
Proc. IEEE Bipolar/BiCMOS Circuits Technol.
Meeting (BCTM), 2010, pp. 106-112,
doi: 10.1109/BIPOL.2010.5668096.
[5] W. Shockley, " A unipolar 'Field-Effect'
transistor, " Proc. IRE, vol. 40, no. 11, pp.
1365-1376, Nov. 1952, doi: 10.1109/JRPROC.
1952.273964.
[6] J. J. Ebers and J. L. Moll, " Large-signal behavior
of junction transistors, " Proc. IRE,
vol. 42, no. 12, pp. 1761-1772, Dec. 1954,
doi: 10.1109/JRPROC.1954.274797.
[7] H. K. Gummel and H. C. Poon, " An integral
charge control model of bipolar transistors, "
Bell Syst. Tech. J., vol. 49, no. 5, pp.
827-852, May/Jun. 1970, doi: 10.1002/
j.1538-7305.1970.tb01803.x.
[8] H. Shichman and D. A. Hodges, " Modeling
and simulation of insulated-gate field-effect
transistor switching circuits, " IEEE J. SolidState
Circuits, vol. 3, no. 3, pp. 285-289, Sep.
1968, doi: 10.1109/JSSC.1968.1049902.
[9] B. Sheu, D. Scharfetter, P.-K. Ko, and M.-C.
Jeng, " BSIM: Berkeley short-channel IGFET
model for MOS transistors, " IEEE J. SolidState
Circuits, vol. 22, no. 4, pp. 558-566,
Aug. 1987, doi: 10.1109/JSSC.1987.1052773.
[10] W. Liu, X. Jin, K. Cao, and C. Hu, " BSIM 4.0.0
MOSFET model user's manual, " EECS Dept.,
Univ. California, Berkeley, Berkeley, CA, USA,
Tech. Rep. UCB/ERL M00/38, Aug. 2000.
[11] 1620 Electronic Circuit Analysis Program
(ECAP) User's Manual, IBM Corp., White Plain,
NY, USA, Tech. Rep. 1620-EE-02X, 1965.
[12] A. F. Malmberg, F. L. Cornwell, and F. N.
Hofer, " NET-1 network analysis program, "
Los Alamos Scientific Lab., Los Alamos,
NM, USA, Tech. Rep. LA-3119, 1964.
[13] R. W. Jensen, " A charge control transistor
model for the IBM circuit analysis
program, " IEEE Trans. Circuit Theory, vol.
13, no. 4, pp. 428-437, Dec. 1966, doi:
10.1109/TCT.1966.1082643.
[14] D. O. Pederson, " A historical review of circuit
simulation, " IEEE Trans. Circuits Syst.,
vol. 31, no. 1, pp. 103-110, Jan. 1984, doi:
10.1109/TCS.1984.1085422.
[15] C. C. McAndrew et al., " Best practices
for compact modeling in Verilog-A, "
IEEE J. Electron Devices Soc., vol. 3, no.
5, pp. 383-396, Aug. 2015, doi: 10.1109/
JEDS.2015.2455342.
[16] L. Lemaitre, C. C. McAndrew, and S.
Hamm, " ADMS-automatic device model
synthesizer, " in Proc. IEEE Custom Integr.
Circuits Conf., 2002, pp. 27-30, doi:
10.1109/CICC.2002.1012760.
[17] J. Barby, J. Vlach, and K. Singhal, " Polynomial
splines for MOSFET model approximation, "
IEEE Trans. Comput.-Aided Design
Integr. Circuits Syst., vol. 7, no. 5, pp. 557-
566, May 1988, doi: 10.1109/43.3193.
[18] A. Zaabab, Q.-J. Zhang, and M. Nakhla, " A
neural network modeling approach to circuit
optimization and statistical design, "
IEEE Trans. Microw. Theory Techn., vol.
43, no. 6, pp. 1349-1358, Jun. 1995, doi:
10.1109/22.390193.
[19] D. E. Root et al., " Compact and behavioral
modeling of transistors from NVNA
measurements: New flows and future
trends, " in Proc. IEEE Custom Integr. Circuits
Conf., 2012, pp. 1-6, doi: 10.1109/
CICC.2012.6330642.
[20] " Si2 compact model coalition. " Silicon Integration
Initiative. Accessed: Dec. 2022.
[Online]. Available: https://si2.org/cmc/
[21] H. K. Gummel, " A charge control relation
for bipolar transistors, " Bell Syst. Tech. J.,
vol. 49, no. 1, pp. 115-120, Jan. 1970, doi:
10.1002/j.1538-7305.1970.tb01759.x.
[22] J. M. Early, " Effects of space-charge layer
widening in junction transistors, " Proc.
IRE, vol. 40, no. 11, pp. 1401-1406, Nov.
1952, doi: 10.1109/JRPROC.1952.273969.
[23] W. Liu et al., " BSIM3 v3.2 MOSFET model
users' manual, " Univ. California, Berkeley,
Berkeley, CA, USA, Tech. Rep. No. UCB/ERL
M98/51, Aug. 1998. Accessed: Sep. 2019. [Online].
Available: https://www2.eecs.berkeley.
edu/Pubs/TechRpts/1998/3486.html
[24] M. A. Maher and C. A. Mead, " A physical
charge-controlled model for MOS transistors, "
in Proc. Adv. Res. VLSI, P. Losleben,
Ed. Cambridge, MA, USA: MIT Press,
1987, pp. 211-229.
[25] H. Agarwal et al., " BSIM-BULK106.2.0 MOSFET
compact model technical manual, "
Univ. California, Berkeley, Berkeley, CA,
USA, 2017. Accessed: May 2020. [Online].
Avaiable: https://bsim.berkeley.edu/
models/bsimbulk/
[26] A. Khakifirooz, O. M. Nayfeh, and D. Antoniadis,
" A simple semiempirical shortchannel
MOSFET current-voltage model
continuous across all regions of operation
and employing only physical parameters, "
IEEE Trans. Electron Devices, vol.
56, no. 8, pp. 1674-1680, Aug. 2009, doi:
10.1109/TED.2009.2024022.
[27] Y. Taur, X. Liang, W. Wang, and H. Lu, " A
continuous, analytic drain-current model
for DG MOSFETs, " IEEE Electron Device
Lett., vol. 25, no. 2, pp. 107-109, Feb.
2004, doi: 10.1109/LED.2003.822661.
[28] U. Radhakrishna, P. Choi, S. Goswami,
L.-S. Peh, T. Palacios, and D. Antoniadis,
" MIT virtual source GaNFET-RF compact
model for GaN HEMTs: From device physics
to RF frontend circuit design and
validation, " in Proc. IEEE Int. Electron Devices
Meeting, 2014, pp. 11.6.1-11.6.4, doi:
10.1109/IEDM.2014.7047034.
[29] G. Gildenblat et al., " Surface-potential-based
compact model of bulk MOSFET, " in Compact
Modeling: Principles, Techniques and
Applications, G. Gildenblat, Ed., New York,
NY, USA: Springer-Verlag, 2010, ch. 1, pp.
3-40, doi: 10.1007/978-90-481-8614-3.
[30] M. Miura-Mattausch et al., " HiSIM: A MOSFET
model for circuit simulation connecting
circuit performance with technology, "
in Proc. Int. Electron Devices Meeting Tech.
Dig., 2002, pp. 109-112, doi: 10.1109/
IEDM.2002.1175790.
[31] S. Khandelwal et al., " BSIM-IMG: A compact
model for ultrathin-body SOI MOSFETs
with back-gate control, " IEEE Trans.
Electron Devices, vol. 59, no. 8, pp. 2019-
2026, Aug. 2012, doi: 10.1109/TED.2012.
2198065.
[32] S. Khandelwal et al., " BSIM-CMG 110.0.0
multi-gate MOSFET compact model technical
manual, " Univ. California, Berkeley,
Berkeley, CA, USA, 2015. Accessed: May
2020. [Online]. Available: http://bsim.
berkeley.edu/models/bsimcmg/
[33] K. Mayaram, J. Lee, and C. Hu, " A model
for the electric field in lightly doped
drain structures, " IEEE Trans. Electron
Devices, vol. 34, no. 7, pp. 1509-1518, Jul.
1987, doi: 10.1109/T-ED.1987.23113.
[34] J. V. Faricelli, " Layout-dependent proximity
effects in deep nanoscale CMOS, " in
Proc. IEEE Custom Integr. Circuits Conf.,
2010, pp. 1-8, doi: 10.1109/CICC.2010.
5617407.
[35] A. L. S. Loke et al., " Analog/mixed-signal
design challenges in 7-nm CMOS and beyond, "
in Proc. IEEE Custom Integr. Circuits
Conf., 2018, pp. 1-8, doi: 10.1109/
CICC.2018.8357060.
[36] S. Yang et al., " 10nm high performance
mobile SoC design and technology codeveloped
for performance, power, and
area scaling, " in Proc. Symp. VLSI Technol.,
2017, pp. T70-T71, doi: 10.23919/
VLSIT.2017.7998203.
[37] Q. Lin, H. Pan, and J. Chang, " Test structures
for debugging variation of critical
devices caused by layout-dependent effects
in FinFETs, " in Proc. Int. Conf. Microelectronic
Test Struct., 2018, pp. 3-6, doi:
10.1109/ICMTS.2018.8383751.
About the Authors
Laurence W. Nagel (lwn@omega
-enterprises.net)
is an independent
consultant with his founding company
Omega Enterprises Consulting,
Kensington, CA 94708 USA. He
has worked in the integrated circuit
industry for almost 50 years, including
a 20 year career at Bell Laboratories
and working in the AT&T
Intellectual Property Division, as
well as Anadigics,
Inc. In 1998, he
founded Omega to consult on analog
circuit design, circuit simulation,
semiconductor device modeling, and
as an expert witness in patent litigation
and trade secret misappropriation
matters.
Colin C. McAndrew (colin.mcan
drew@nxp.com) is currently a Fellow
with NXP Semiconductors, Chandler,
AZ 85224 USA. He was with AT&T
Bell Laboratories and a Freescale
Fellow with Freescale Semiconductor
(formerly Motorola Semiconductor
Products Sector). He received
best paper awards from ICMTS in
1993 and 2012 and from CICC in
2002, the BCTM award in 2005, and
the SRC Mahboob Khan Outstanding
Mentor Award in 2007. He is a Life
Fellow of IEEE.
IEEE SOLID-STATE CIRCUITS MAGAZINE
SUMMER 2023
35
http://bsim.berkeley.edu/models/bsimcmg/ http://bsim.berkeley.edu/models/bsimcmg/ https://si2.org/cmc/ https://www2.eecs.berkeley.edu/Pubs/TechRpts/1998/3486.html https://www2.eecs.berkeley.edu/Pubs/TechRpts/1998/3486.html https://bsim.berkeley.edu/models/bsimbulk/ https://bsim.berkeley.edu/models/bsimbulk/ http://dx.doi.org/10.1109/TCT.1966.1082643 http://dx.doi.org/10.1109/TCS.1984.1085422
IEEE Solid-States Circuits Magazine - Summer 2023

Table of Contents for the Digital Edition of IEEE Solid-States Circuits Magazine - Summer 2023
