IEEE Solid-State Circuits Magazine - Fall 2015 - 73
C4 = 2 µbump (150 µm)
Decoupling, Switch, Pump, Clock
µbump (75 µm)
Super FAT BEOL
Etc.
VDD
GND
VDD C4
VCS C4
VCS TSVMEM
VDD µbump
VDD TSVµP
VDD
IPW
GND
GND TSV
GND µbump
GND C4
14-nm eDRAM 1.125-Mb IP
(211.2 µm × 284.8 µm)
VCS C4
18.7 Mb/mm2
VDD
C4
TSV
TSVXP = 3 × C4 (450 µm)
= 2 × IPw (2 × 211 mm x) + TSVKOZ(25 µm → 28 µm)
µbump (Power)
µbump (Signal)
Figure 11: A case study showing the preferred C4, μbump, and TSV floor plan using 14-nm eDRAM. (Courtesy of IBM.)
design parameters we must adhere
to are as follows: 14-nm eDRAM IPW
is 211 nm, and TSVKOZ > = 25 nm,
C4 pitch > = 150 nm.
As shown in Figure 11, these parameters suggest that using n = 2, and
m = 3 may be a better choice: because
we can put two of the IPs (211 nm ×
2 (n = 2) = 422 nm) in 450 n m, the
remaining space (450 nm − 422 nm
= 28 nm), which is larger than the
TSVKOZ of 25 n m, can be used for TSV
allocation. Using 150 nm C4P, a TSVXP
of 450 nm will align to every third
C4 location.
Although we could save 3 nm by
using TSVKOZ min of 25 nm, it is preferred to keep both TSV and C4 on a
common grid design for uniformity
and simplicity. The nbump uses one
half of the C4 pitch (150 nm ), resulting in 75 nm. The C4, nbump,
and TSV arrangement in the vertical
dimension are more flexible because
there is no eDRAM IPW restriction.
In this example, we assume that C4
pitch, TSV pitch, and n bump pitch
are 150 nm , 75 nm , and 75 nm, respectively, so that C4s overlap both a
TSV and n bump every 150 nm .
The power TSVs between two
adjacent units (in this case, each
having two memory macro blocks
horizontally) are coupled to nbump
(75 nm pitch) over the array using
the corresponding Vdd and ground
super-fat wires. The TSVs designated
to pass power through to the nP are
all coupled directly to the external C4
(150- nm pitch) on the back side of
the memory chip. The remaining TSVs
(TSVMEM), which are offset from the
backside C4 pattern, are assigned to
the power (VCS) for memory as shown.
Because of F-F design data, communication between memory and nP does
not need to use TSVs. The nbumps for
signaling are arranged over the array
and driven by circuits in the peripheral
area between memory macro blocks, resulting in zero penalties.
The space between the power
TSVs are the natural location for
placing decoupling capacitance. For
DRAM design, the space may also
be used for word-line voltage generator circuits and power isolation
switches to preventing dc fails. For
a larger chip, the space may be used
for clock redriver circuits.
This working example points
out the difficult tradeoffs in allocating bumps, n -pillars, and TSVs
to achieve an optimal stack design.
Codesign of the two chips and synergy with the process developers are
critical to optimize the overall stack
design without pushing technology
features beyond reasonable limits.
IEEE SOLID-STATE CIRCUITS MAGAZINE
fa l l 2 0 15
73
Table of Contents for the Digital Edition of IEEE Solid-State Circuits Magazine - Fall 2015
IEEE Solid-State Circuits Magazine - Fall 2015 - Cover1
IEEE Solid-State Circuits Magazine - Fall 2015 - Cover2
IEEE Solid-State Circuits Magazine - Fall 2015 - 1
IEEE Solid-State Circuits Magazine - Fall 2015 - 2
IEEE Solid-State Circuits Magazine - Fall 2015 - 3
IEEE Solid-State Circuits Magazine - Fall 2015 - 4
IEEE Solid-State Circuits Magazine - Fall 2015 - 5
IEEE Solid-State Circuits Magazine - Fall 2015 - 6
IEEE Solid-State Circuits Magazine - Fall 2015 - 7
IEEE Solid-State Circuits Magazine - Fall 2015 - 8
IEEE Solid-State Circuits Magazine - Fall 2015 - 9
IEEE Solid-State Circuits Magazine - Fall 2015 - 10
IEEE Solid-State Circuits Magazine - Fall 2015 - 11
IEEE Solid-State Circuits Magazine - Fall 2015 - 12
IEEE Solid-State Circuits Magazine - Fall 2015 - 13
IEEE Solid-State Circuits Magazine - Fall 2015 - 14
IEEE Solid-State Circuits Magazine - Fall 2015 - 15
IEEE Solid-State Circuits Magazine - Fall 2015 - 16
IEEE Solid-State Circuits Magazine - Fall 2015 - 17
IEEE Solid-State Circuits Magazine - Fall 2015 - 18
IEEE Solid-State Circuits Magazine - Fall 2015 - 19
IEEE Solid-State Circuits Magazine - Fall 2015 - 20
IEEE Solid-State Circuits Magazine - Fall 2015 - 21
IEEE Solid-State Circuits Magazine - Fall 2015 - 22
IEEE Solid-State Circuits Magazine - Fall 2015 - 23
IEEE Solid-State Circuits Magazine - Fall 2015 - 24
IEEE Solid-State Circuits Magazine - Fall 2015 - 25
IEEE Solid-State Circuits Magazine - Fall 2015 - 26
IEEE Solid-State Circuits Magazine - Fall 2015 - 27
IEEE Solid-State Circuits Magazine - Fall 2015 - 28
IEEE Solid-State Circuits Magazine - Fall 2015 - 29
IEEE Solid-State Circuits Magazine - Fall 2015 - 30
IEEE Solid-State Circuits Magazine - Fall 2015 - 31
IEEE Solid-State Circuits Magazine - Fall 2015 - 32
IEEE Solid-State Circuits Magazine - Fall 2015 - 33
IEEE Solid-State Circuits Magazine - Fall 2015 - 34
IEEE Solid-State Circuits Magazine - Fall 2015 - 35
IEEE Solid-State Circuits Magazine - Fall 2015 - 36
IEEE Solid-State Circuits Magazine - Fall 2015 - 37
IEEE Solid-State Circuits Magazine - Fall 2015 - 38
IEEE Solid-State Circuits Magazine - Fall 2015 - 39
IEEE Solid-State Circuits Magazine - Fall 2015 - 40
IEEE Solid-State Circuits Magazine - Fall 2015 - 41
IEEE Solid-State Circuits Magazine - Fall 2015 - 42
IEEE Solid-State Circuits Magazine - Fall 2015 - 43
IEEE Solid-State Circuits Magazine - Fall 2015 - 44
IEEE Solid-State Circuits Magazine - Fall 2015 - 45
IEEE Solid-State Circuits Magazine - Fall 2015 - 46
IEEE Solid-State Circuits Magazine - Fall 2015 - 47
IEEE Solid-State Circuits Magazine - Fall 2015 - 48
IEEE Solid-State Circuits Magazine - Fall 2015 - 49
IEEE Solid-State Circuits Magazine - Fall 2015 - 50
IEEE Solid-State Circuits Magazine - Fall 2015 - 51
IEEE Solid-State Circuits Magazine - Fall 2015 - 52
IEEE Solid-State Circuits Magazine - Fall 2015 - 53
IEEE Solid-State Circuits Magazine - Fall 2015 - 54
IEEE Solid-State Circuits Magazine - Fall 2015 - 55
IEEE Solid-State Circuits Magazine - Fall 2015 - 56
IEEE Solid-State Circuits Magazine - Fall 2015 - 57
IEEE Solid-State Circuits Magazine - Fall 2015 - 58
IEEE Solid-State Circuits Magazine - Fall 2015 - 59
IEEE Solid-State Circuits Magazine - Fall 2015 - 60
IEEE Solid-State Circuits Magazine - Fall 2015 - 61
IEEE Solid-State Circuits Magazine - Fall 2015 - 62
IEEE Solid-State Circuits Magazine - Fall 2015 - 63
IEEE Solid-State Circuits Magazine - Fall 2015 - 64
IEEE Solid-State Circuits Magazine - Fall 2015 - 65
IEEE Solid-State Circuits Magazine - Fall 2015 - 66
IEEE Solid-State Circuits Magazine - Fall 2015 - 67
IEEE Solid-State Circuits Magazine - Fall 2015 - 68
IEEE Solid-State Circuits Magazine - Fall 2015 - 69
IEEE Solid-State Circuits Magazine - Fall 2015 - 70
IEEE Solid-State Circuits Magazine - Fall 2015 - 71
IEEE Solid-State Circuits Magazine - Fall 2015 - 72
IEEE Solid-State Circuits Magazine - Fall 2015 - 73
IEEE Solid-State Circuits Magazine - Fall 2015 - 74
IEEE Solid-State Circuits Magazine - Fall 2015 - 75
IEEE Solid-State Circuits Magazine - Fall 2015 - 76
IEEE Solid-State Circuits Magazine - Fall 2015 - 77
IEEE Solid-State Circuits Magazine - Fall 2015 - 78
IEEE Solid-State Circuits Magazine - Fall 2015 - 79
IEEE Solid-State Circuits Magazine - Fall 2015 - 80
IEEE Solid-State Circuits Magazine - Fall 2015 - 81
IEEE Solid-State Circuits Magazine - Fall 2015 - 82
IEEE Solid-State Circuits Magazine - Fall 2015 - 83
IEEE Solid-State Circuits Magazine - Fall 2015 - 84
IEEE Solid-State Circuits Magazine - Fall 2015 - 85
IEEE Solid-State Circuits Magazine - Fall 2015 - 86
IEEE Solid-State Circuits Magazine - Fall 2015 - 87
IEEE Solid-State Circuits Magazine - Fall 2015 - 88
IEEE Solid-State Circuits Magazine - Fall 2015 - 89
IEEE Solid-State Circuits Magazine - Fall 2015 - 90
IEEE Solid-State Circuits Magazine - Fall 2015 - 91
IEEE Solid-State Circuits Magazine - Fall 2015 - 92
IEEE Solid-State Circuits Magazine - Fall 2015 - 93
IEEE Solid-State Circuits Magazine - Fall 2015 - 94
IEEE Solid-State Circuits Magazine - Fall 2015 - 95
IEEE Solid-State Circuits Magazine - Fall 2015 - 96
IEEE Solid-State Circuits Magazine - Fall 2015 - 97
IEEE Solid-State Circuits Magazine - Fall 2015 - 98
IEEE Solid-State Circuits Magazine - Fall 2015 - 99
IEEE Solid-State Circuits Magazine - Fall 2015 - 100
IEEE Solid-State Circuits Magazine - Fall 2015 - 101
IEEE Solid-State Circuits Magazine - Fall 2015 - 102
IEEE Solid-State Circuits Magazine - Fall 2015 - 103
IEEE Solid-State Circuits Magazine - Fall 2015 - 104
IEEE Solid-State Circuits Magazine - Fall 2015 - 105
IEEE Solid-State Circuits Magazine - Fall 2015 - 106
IEEE Solid-State Circuits Magazine - Fall 2015 - 107
IEEE Solid-State Circuits Magazine - Fall 2015 - 108
IEEE Solid-State Circuits Magazine - Fall 2015 - 109
IEEE Solid-State Circuits Magazine - Fall 2015 - 110
IEEE Solid-State Circuits Magazine - Fall 2015 - 111
IEEE Solid-State Circuits Magazine - Fall 2015 - 112
IEEE Solid-State Circuits Magazine - Fall 2015 - Cover3
IEEE Solid-State Circuits Magazine - Fall 2015 - Cover4
https://www.nxtbook.com/nxtbooks/ieee/mssc_fall2023
https://www.nxtbook.com/nxtbooks/ieee/mssc_summer2023
https://www.nxtbook.com/nxtbooks/ieee/mssc_spring2023
https://www.nxtbook.com/nxtbooks/ieee/mssc_winter2023
https://www.nxtbook.com/nxtbooks/ieee/mssc_fall2022
https://www.nxtbook.com/nxtbooks/ieee/mssc_summer2022
https://www.nxtbook.com/nxtbooks/ieee/mssc_spring2022
https://www.nxtbook.com/nxtbooks/ieee/mssc_winter2022
https://www.nxtbook.com/nxtbooks/ieee/mssc_fall2021
https://www.nxtbook.com/nxtbooks/ieee/mssc_summer2021
https://www.nxtbook.com/nxtbooks/ieee/mssc_spring2021
https://www.nxtbook.com/nxtbooks/ieee/mssc_winter2021
https://www.nxtbook.com/nxtbooks/ieee/mssc_fall2020
https://www.nxtbook.com/nxtbooks/ieee/mssc_summer2020
https://www.nxtbook.com/nxtbooks/ieee/mssc_spring2020
https://www.nxtbook.com/nxtbooks/ieee/mssc_winter2020
https://www.nxtbook.com/nxtbooks/ieee/mssc_fall2019
https://www.nxtbook.com/nxtbooks/ieee/mssc_summer2019
https://www.nxtbook.com/nxtbooks/ieee/mssc_2019summer
https://www.nxtbook.com/nxtbooks/ieee/mssc_2019winter
https://www.nxtbook.com/nxtbooks/ieee/mssc_2018fall
https://www.nxtbook.com/nxtbooks/ieee/mssc_2018summer
https://www.nxtbook.com/nxtbooks/ieee/mssc_2018spring
https://www.nxtbook.com/nxtbooks/ieee/mssc_2018winter
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_winter2017
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_fall2017
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_summer2017
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_spring2017
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_winter2016
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_fall2016
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_summer2016
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_spring2016
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_winter2015
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_fall2015
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_summer2015
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_spring2015
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_winter2014
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_fall2014
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_summer2014
https://www.nxtbook.com/nxtbooks/ieee/solidstatecircuits_spring2014
https://www.nxtbookmedia.com