IEEE Solid-State Circuits Magazine - Fall 2016 - 47

13th IEEE Int. Symp. Asynchronous Circuits
and Systems, Berkeley, CA, 2007, pp.
129-142.
[8] P. Beerel, G. D. Dimou, and A. M. Lines,
"Proteus: An ASIC flow for GHz asynchronous designs,'' IEEE Design Test, vol. 28,
no. 5, pp. 38-51, 2011.
[9] R. M. Fuhrer, et al. "MINIMALIST: An environment for the synthesis, verification and
testability of burst-mode asynchronous
machines," Dept. Comp. Sci., Columbia
Univ., Tech. Rep. CUCS-020-99, 1999.
[10] A. J. Martin and M. Nystrom, "Asynchronous techniques for system-on-chip design," Proc. IEEE, vol. 94, no. 6, pp. 1089-
1120, June 2006.
[11] K. M. Fant and S. A. Brandt, "NULL convention Logic TM: A complete and consistent
logic for asynchronous digital circuit
synthesis," in Proc. Application Specific
Systems, Architectures and Processors,
Chicago, IL, 1996, pp. 261-273.
[12] Tiempo. (2009, June 06). White Paper #1,
Tiempo asynchronous technology introduction. Available: http://www.tiempoic.com/company/technology.html
[13] Y. Thonnart, E. Beigne, and P. Vivet,
"A pseudo-synchronous implementation flow for WCHB QDI asynchronous circuits," in Proc. 18th IEEE Int. Symp. Asynchronous Circuits and Systems, Lyngby
2012, pp. 73-80.
[14] R. Ginosar, "Fourteen ways to fool your
synchronizer," in Proc. 9th Int. Symp.
Asynchronous Circuits and Systems, 2003,
pp. 89-96.
[15] M. Krstic, E. Grass, F. K. Gurkaynak, and
P. Vivet, "Globally asynchronous, locally
synchronous circuits: Overview and outlook," IEEE Design Test Comp., vol. 24, no.
5, pp. 430-441, Sept.-Oct. 2007.
[16] T. Chelcea and S. M. Nowick, "Robust interfaces for mixed-timing systems," IEEE
Trans. VLSI Syst., vol. 12, no. 8, pp. 857-
873, Aug. 2004.
[17] F. Gürkaynak, S. Oetiker, H. Kaeslin, N. Felber, and W. Fichtner, "GALS at ETH Zurich:
Success or failure?" in Proc. 12th IEEE Int.
Symp. Asynchronous Circuits and Systems,
Grenoble, France, 2006, pp. 150-159.
[18] Y. Thonnart, P. Vivet, and F. Clermidy, "A
fully asynchronous low-power framework
for GALS NoC integration," in Proc. Design
Automation Test Conf., Dresden, 2010,
pp. 33-38.
[19] E. Beigné, et al. An asynchronous power
aware and adaptive NoC based circuit,"
IEEE J. Solid-State Circuits, vol. 44, pp.
1167-1177, Apr. 2009.
[20] P. Vivet, et al. "8.1 A 4??4??2 homogeneous scalable 3-D network-on-chip circuit with 326MFlit/s 0.66pJ/b robust and
fault-tolerant asynchronous 3-D links," in
Proc. IEEE Int. Solid-State Circuits Conf.,
San Francisco, CA, 2016, pp. 146-147.
[21] X. Fan, M. Krstic, E. Grass, B. Sanders,
and C. Heer, "Exploring pausible clocking
based GALS design for 40-nm system integration," in Proc. Design Automation Test
Conf., Dresden, 2012, pp. 1118-1121.
[22] A. Sheibanyrad, et al. "Multisynchronous
and fully asynchronous NoCs for GALS architectures," IEEE Design Test Comp., vol.
25, no. 6, pp. 572-580, Nov. 2009.
[23] M. N. Horak, S. M. Nowick, M. Carlberg,
and U. Vishkin, "A low-overhead asynchronous interconnection network for
GALS chip multiprocessors," IEEE Trans.
Computer- Aided Design, vol. 30, no. 4, pp.
494-507, Apr. 2011.

,

[24] E. Beigne, et al. "UTBB FDSOI technology
flexibility for ultra low power internetof-things applications," in Proc. 45th European Solid State Device Research Conf.,
Graz, 2015, pp. 164-167.
[25] D. Shang, X. Zhang, F. Xia, and A. Yakovlev, "Asynchronous design for new onchip wide dynamic range power electronics," in Proc. Design Automation Test Conf.,
Dresden, 2014, pp. 1-6.
[26] J. F. Christmann, et al. "Energy harvesting and power management for autonomous sensor nodes," in Proc. 49th ACM/
EDAC/IEEE Design Automation Conf., San
Francisco, CA, 2012, pp. 1049-1054.
[27] C. T. Ortega Otero, J. Tse, and R. Manohar, "AES hardware-software co-design in
WSN," in Proc. 21st IEEE Int. Symp. Asynchronous Circuits and Systems, Mountain
View, CA, 2015, pp. 85-92.
[28] G. F. Bouesse, M. Renaudin, A. Witon,
a n d F. G e r m a i n , "A c lo c k-le s s lowvoltage AES crypto-processor," in Proc.
31st European Solid-State Circuits Conf.,
2005, pp. 403-406.

About the Authors
Edith Beigné (edith.beigne@cea.fr)
received degrees from Grenoble Polytechnical Institute, France, in 1998 and
her higher degree research (research
director) in 2014. She joined the
Laboratoire d'électronique des technologies de l'information (CEA-LETI),
Grenoble, in 1998. Since 2009, she
has been a senior scientist in the Digital and Mixed-Signal Design Lab, where
she researches low-power and adaptive circuit techniques. She has led
the development of complex test-chip
design dedicated to low-power and
variability management, exploiting
asynchronous design and advanced
technology nodes. Since 2014, she has
served in the IEEE International SolidState Circuits Conference committee
and since 2015 on the Very LargeScale Integration Symposium. She has
authored and coauthored more than
100 papers and holds several patents
in the field of low-power and adaptive
digital circuits.
Pascal Vivet is a senior expert at
CEA-LETI, Grenoble, France. He received his Ph.D. degree in 2001, designing an asynchronous microprocessor
in Pr. Renaudin's research group. After
four years within ST Microelectronics, he
joined CEA-LETI in 2003 in the Digital
Design Lab. His research interests range
from system-level design to asynchronous design, network-on-chip, energy

efficient multicores, 3-D architecture,
and related CAD aspects. He was general chair of the 2010 IEEE International
Symposium on Asynchronous Circuits
and Systems (ASYNC10) and program
chair of ASYNC12. He is the author of
several patents and of more than
80 papers.
Yvain Thonnart graduated from
the Ecole Polytechnique, France, in
2003, and received the Engineering Diploma from Telecom ParisTech, France,
in 2005, specializing in electrical engineering. Since 2005, he has been a
researcher with CEA-LETI, Grenoble,
France, where he has been appointed
expert on communications and synchronization in systems-on-chip. His
research interests include asynchronous logic, network-on-chip architectures, and physical implementation of
energy-efficient systems-on-chip. He
is currently leading a project on silicon photonics interposers for optical
communications in massively parallel
systems-on-chip.
Jean-Frédéric Christmann received the M.S. degree in electronics
from the Grenoble School of Electronics in 2009 and the Ph.D. degree in
microelectronics and nanotechnologies from the Grenoble Institute of
Technology in 2013. He has worked
as a research engineer in the Digital
Design and Architecture Laboratory at
CEA-LETI since 2009. His research interests include asynchronous design,
low-power techniques, and power management for autonomous Internet of
Everything systems.
Fabien Clermidy received his master's degree in 1994, his Ph.D degree
in engineering science in 1999, and
his supervisor degree in 2011, from
the Grenoble Institute of Technology,
France. He is currently head of the Digital Design and Architecture Laboratory
at CEA-LETI, with two main focuses:
multicore architectures and the Internet of Everything. He has published
more than 75 journal and conferences
papers and is an author or coauthor of
15 patents.

IEEE SOLID-STATE CIRCUITS MAGAZINE

fa l l 2 0 16

47
http://www.tiempo http://www.ic.com/company/technology.html
Table of Contents for the Digital Edition of IEEE Solid-State Circuits Magazine - Fall 2016
