IEEE Solid-State Circuits Magazine - Spring 2016 - 65

from a workshop at MICRO-46," IEEE Micro., vol. 34, no. 4, pp. 36-42, Aug. 2014.
[5] G. W. Burr, M. J. Breitwisch, M. Franceschini, D. Garetto, K. Gopalakrishnan, B.
Jackson, B. Kurdi, C. Lam, L. A. Lastras,
A. Padilla, B. Rajendran, S. Raoux, and R.
S. Shenoy. (2010). Phase change memory
technology. [Online]. Available: http://
arxiv.org/abs/1001.1164v1
[6] Y. Chen, T. Luo, S. Liu, S. Zhang, L. He, J.
Wang, L. Li, T. Chen, Z. Xu, N. Sun, and and
O. Temam, "DaDianNao: A machine-learning supercomputer," in Proc. MICRO-47,
Cambridge, U.K., 2014, pp. 609-622.
[7] A. De, M. Gokhale, R. Gupta, and S. Swanson, "Minerva: Accelerating data analysis
in next-generation SSDs," in Proc. IEEE
21st Annu. Int. Symp. Field-Programmable
Custom Computing Machines, Washington, DC, 2013, pp. 9-16.
[8] T. J. Dell, "A whitepaper on the benefits
of chipkill-correct ECC for PC server main
memory," IBM Microelectronics Division,
Tech. Rep., Nov. 1997.
[9] Y. Eckert, N. Jayasena, and G. Loh, "Thermal feasibility of die-stacked processing
in memory," in Proc. 2nd Workshop Near
Data Processing, 2014.
[10] A. Farmahini-Farahani, J. Ahn, K. Morrow,
and N. Kim, "NDA: Near-DRAM acceleration architecture leveraging commodity
dram devices and standard memory modules," in Proc. IEEE 21st Int. Symp. HPCA,
Burlingame, CA, 2015, pp. 283-295.
[11] Gartner. (2015). Gartner's 2015 hype cycle for emerging technologies. [Online].
Available: http://www.gartner.com/newsroom/id/3114217
[12] B. Gassend, G. E. Suh, D. Clarke, M. van
Dijk, and S. Devadas, "Caches and Merkle
trees for efficient memory authentication," in Proc. 9th International Symp.
High Performance Computer Architecture,
Nov. 2003.
[13] O. Goldreich, "Towards a theory of software protection and simulation by oblivious RAMs," in Proc. 19th Annu. ACM STOC,
New York, 1987, pp. 182-194.
[14] A. Gundu, A. Shafiee, M. Shevgoor, and R.
Balasubramonian, "A case for near data
security," in Proc. 2nd Workshop Near
Data Processing, 2014.
[15] Q. Guo, T. Low, N. Alachiotis, B. Akin,
L. Pileggi, J. Hoe, and F. Franchetti, "Enabling portable energy efficiency with
memory accelerated library," in Proc. MICRO-48, New York, 2015, pp. 750-761.
[16] J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. 5th ed. New York: Elsevier, 2011.
[17] M. Islam, M. Kuzu, and M. Kantarcioglu,
"Access pattern disclosure on searchable
encryption: Ramification, attack, and
mitigation," in Proc. NDSS, 2012.
[18] J. Jeddeloh and B. Keeth, "Hybrid memory
cube new DRAM architecture increases density and performance," in Proc. Symp. VLSI
Technology, Honolulu, HI, 2012, pp. 87-88.
[19] R. Maddah, S. Seyedzadeh, and R. Melhem, "Cafo: Cost aware flip optimization
for asymmetric memories," in Proc. 21st
Int. Symp. HPCA, Burlingame, CA, 2015,
pp. 320-330.
[20] N. Mirzadeh, O. Kocberber, B. Falsafi, and
B. Grot, "Sort vs. Hash join revisited for
near-memory execution," in Proc. Workshop Architectures and Systems for Big
Data, 2015.
[21] R. Nair, S. F. Antao, C. Bertolli, P. Bose,
J. R. Brunheroto, T. Che, C. -Y. Cher, C.
H. A. Costa, J. Doi, C. Evangelinos, B. M.
Fleischer, T. W. Fox, D. S. Gallo, L. Grin-

berg, J. A. Gunnels, A. C. Jacob, P. Jacob,
H. M. Jacobson, T. Karkhanis, C. Kim, J.
H. Moreno, J. K. O'Brien, M. Ohmacht, Y.
Park, D. A. Prener, B. S. Rosenburg, K. D.
Ryu, O. Sallenave, M. J. Serrano, P. D. M.
Siegl, K. Sugavanam, and Z. Sura. "Active
memory cube: A processing-in-memory
architecture for exascale systems," IBM J.
Res. Dev., vol. 59, no. 2/3, pp. 17:1-17:14,
May 2014.
[22] D. Palframan, N. Kim, and M. Lipasti, "COP:
To compress and protect main memory,"
in Proc. ACM/IEEE 42nd Int. Symp. ISCA,
Portland, OR, 2015, pp. 682-693.
[23] T. Pawlowski, "The future of memory
technology," in Proc. Memory Forum,
2014.
[24] G. Pekhimenko, V. Seshadri, Y. Kim, H. Xin,
O. Mutlu, M. A. Kozuch, P. B. Gibbons, and
T. C. Mowry, "Linearly compressed pages:
A low-complexity, low-latency main memory compression framework," in Proc. MICRO-46, New York, 2013, pp. 172-184.
[25] G. Pekhimenko, V. Seshadri, O. Mutlu, P.
B. Gibbons, M. A. Kozuch, and T. C. Mowry, "Base-delta-immediate compression:
Practical data compression for on-chip
caches," in Proc. 21st Int. Conf. PACT, New
York, 2012, pp. 377-388.
[26] S. Pugsley, A. Deb, R. Balasubramonian,
and F. Li, "Fixed-function hardware sorting accelerators for near data mapreduce
execution," in Proc. 33rd IEEE Int. Conf.
ICCD, New York, 2015, pp. 439-442.
[27] S. Pugsley, J. Jestes, R. Balasubramonian, V. Srinivasan, A. Buyukto-sunoglu,
A. Davis, and F. Li, "Comparing different
implementations of near data computing
with in-memory mapreduce workloads,"
IEEE Micro., vol. 34, no. 4, pp. 44-52, June
2014.
[28] S. Pugsley, J. Jestes, H. Zhang, R. Balasubramonian, V. Srinivasan, A. Buyuktosunoglu, A. Davis, and F. Li, "NDC: Analyzing
the impact of 3D-stacked memory+logic
devices on mapreduce workloads," in
Proc. ISPASS, 2014, pp. 190-200.
[29] B. Rogers, S. Chhabra, Y. Sohilin, and M.
Prvulovic, "Using address independent
seed encryption and bonsai merkle trees
to make secure processors os and performance-friendly," in Proc. 40th Annu. IEEE/
ACM Int. Symp. MICRO, Chicago, IL, 2007,
pp. 183-196.
[30] SAP. (2015). In-memory computing: SAP
HANA. [Online]. Available: http://scn.sap.
com/community/hana-in-memory
[31] SAS. (2015). SAS in-memory analytics.
[Online]. Available: http://www.sas.com/
en_us/software/in-memory-analytics.
html
[32] V. Sathish, M. J. Schulte, and N. S. Kim,
"Lossless and lossy memory I/O link compression for improving performance of
gpgpu work- loads," in Proc. 21st Int. Conf.
PACT, New York, 2012, pp. 325-334.
[33] V. Seshadri, K. Hsieh, A. Boroumand, D.
Lee, M. Kozuch, O. Mutlu, P. Gibbons, and
T. Mowry, "Fast bulk bitwise AND and OR
in DRAM," IEEE Comput. Archit. Lett., vol.
14, no. 2, pp. 127-131, 2015.
[34] V. Seshadri, T. Mullins, A. Boroumand,
O. Mutlu, P. Gibbons, M. Kozuch, and T.
Mowry, "Gather-scatter dram: In-DRAM
address translation to improve the spatial locality of non-unit strided accesses,"
in Proc. MICRO-48, New York, 2015, pp.
260-280.
[35] V. Seshadri, Y. Kim, C. Fallin, D. Lee, R.
Ausavarungnirun, G. Pekhi-menko, Y. Luo,
O. Mutlu, P. B. Gibbons, M. A. Kozuch, and
T. C. Mowry, "RowClone: Fast and energy-

efficient in-DRAM bulk data copy and initialization," in Proc. MICRO-46, New York,
2013, pp. 185-197.
[36] A. Shafiee, A. Nag, N. Muralimanohar,
R. Balasubramonian, J. Strachan, M. Hu,
R. Williams, and V. Srikumar, "ISAAC: A
convolutional neural network accelerator
with in-situ analog arithmetic in crossbars," in Proc. ISCA, 2016.
[37] A. Shafiee, M. Taassori, R. Balasubramonian, and A. Davis, "MemZip: Exploiting
unconventional benefits from memory
compression," in Proc. HPCA, 2014, pp.
638-649.
[38] M. Shevgoor, J.-S. Kim, N. Chatterjee, R.
Balasubramonian, A. Davis, and A. Udipi,
"Quantifying the relationship between
the power delivery network and architectural policies in a 3d-stacked memory device," in Proc. MICRO-46, New York, 2013,
pp. 198-209.
[39] Y. Song and E. Ipek, "More is less: Improving the energy efficiency of data movement via opportunistic use of sparse
codes," in Proc. MICRO-48, New York,
2015, pp. 242-254.
[40] E. Stefanov, M. van Dijk, E. Shi, C. Fletcher,
L. Ren, X. Yu, and S. Devadas, "Path ORAM:
An extremely simple oblivious RAM protocol," in Proc. CCS, New York, 2013, pp.
299-310.
[41] R. Tremaine, P. Franaszek, J. Robinson,
C. Schulz, T. Smith, M. Wazlowski, and P.
Bland, "IBM memory expansion technology (MXT)," IBM J. Res. Dev., vol. 45, no. 2,
pp. 287-301, 2001.
[42] K. Wang, M. Stan, and K. Skadron, "Association rule mining with the micron automata processor," in Proc. IEEE Int. IPDPS,
Hyderabad, India, 2015, pp. 689-699.
[43] L. Wu, R. Barker, M. Kim, and K. Ross,
"Navigating big data with high-throughput energy-efficient data partitioning,"
in Proc. 40th Annu. ISCA, New York, 2013,
pp. 249-260.
[44] L. Wu, A. Lottarini, T. Paine, M. Kim, and
K. Ross, "Q100: The architecture and design of a database processing unit," in
Proc. 19th Int. Conf. ASPLOS, New York,
2014, pp. 255-268.
[45] C. Xu, D. Niu, N. Muralimanohar, R. Balasubramonian, T. Zhang, S. Yu, and Y. Xie,
"Overcoming the challenges of crossbar
resistive memory architectures," in Proc.
21st Int. Symp. HPCA, Burlingame, CA,
2015, pp. 476-488.
[46] M. Zaharia, M. Chowdhury, T. Das, A.
Dave, J. Ma, M. McCauley, M. Franklin, S.
Shenker, and I. Stoica, "Resilient distributed datasets: A fault-tolerant abstraction for in-memory cluster computing," in
Proc. NSDI, Berkeley, CA, 2012. p. 2.

About the Author
Rajeev Balasubramonian is a professor in the School of Computing at the
University of Utah. His research focuses
on memory systems and interconnects. He has a B.Tech. degree in computer science and engineering from the
Indian Institute of Technology, Bombay, and M.S. and Ph.D. degrees, both
in computer science, from the University of Rochester. He is a Member of
the IEEE.

IEEE SOLID-STATE CIRCUITS MAGAZINE

S P R I N G 2 0 16

65
http://http:// http://www.arxiv.org/abs/1001.1164v1 http://www.gartner.com/news http://www.scn.sap http://www.sas.com/
Table of Contents for the Digital Edition of IEEE Solid-State Circuits Magazine - Spring 2016
