IEEE Solid-State Circuits Magazine - Summer 2015 - 57

Dordrecht, The Netherlands: Kluwer Academic, 1994.
[3] B. Razavi, "Good mix of architecture
and circuit implementation examples,"
in Principles of Data Conversion System
Design. NY: IEEE Press, 1995.
[4] F. Maloberti, "Covers both architecture
and circuits," in Data Converters. Dordrecht, The Netherlands: Springer, 2007.
[5] G. Manganaro, Advanced Data Converters.
Cambridge, U.K.: Cambridge Univ. Press,
2012.
[6] R. Schreier and G. Temes, "Comprehensive
treatment of Delta Sigma techniques," in
Understanding Delta-Sigma Data Converters. Hoboken, NJ: Wiley, 2005.
[7] L. Bin et al., "Analog-to-digital converters,
a review of the past, present, and future,"
IEEE Signal Process. Mag., pp. 69-77, Nov.
2005.
[8] B. Murmann. ADC performance survey
1997-2015. [Online]. Available: http://
web.stanford.edu/~murmann/adcsurvey.
html.
[9] C. E. Shannon, "A mathematical theory of
communication," Bell Syst. Tech. J., vol. 27,
pp. 379-423, July 1984.
[10] G. Manganaro and D. Leenaerts, Advances
in Analog and RF IC Design for Wireless
Communications Systems. Oxford: Academic, 2013.
[11] Y. Chiu, B. Nikolic, and P. R. Gray, "Scaling
of analog-to-digital converters into ultradeep-submicron CMOS," in Proc. 2005
IEEE Custom Integrated Circuits Conf.,
Sept. 2005, pp. 375-382.
[12] M. B. Rudin, R. R. O'Day, and R. Jenkins
(Fairchild Semiconductor), "System/circuit device considerations in the design
and development of a D/A and A/D integrated circuits family," in ISSCC Dig. Technical Papers, Feb. 1967, pp. 16-17.
[13] J. J. Pastoriza, H. Krabbe, and A. A. Molinari, "A high-performance monolithic D/A
converter circuit," in ISSCC Dig. Technical
Papers, Feb. 1970, pp. 122-123.
[14] A. G. E. Dingwall and B. D. Rosenthal,
"Low-power monolithic COS/MOS dualslope 11-bit A/D converter," Proc. IEEE Int.
Solid-State Circuits Conf., Feb. 1976, vol.
XIX, pp. 146-147.
[15] R. J. van de Plassche (Philips), "Dynamic
element matching for high-accuracy
monolithic D/A converters," in Proc. IEEE
Int. Solid-State Circuits Conf., Feb. 1976,
vol. XIX, pp. 148-149.
[16] R. H. McCharles, V. A. Saletore, W. C.
Black, Jr., and D. A. Hodges, "An algorithmic analog-to-digital converter," in Proc.
IEEE Int. Solid-State Circuits Conf., Feb.
1977, vol. XX, pp. 96-97.
[17] J. G. Peterson, "A monolithic, fully parallel, 8b A/D converter," in Proc. IEEE Int.
Solid-State Circuits Conf., Feb. 1979, vol.
XXII, pp. 128-129.
[18] H. Lee, D. A. Hodges, and P. R. Gray, "A self
calibrating 12b 12µs CMOS ADC," in Proc.
IEEE Int. Solid-State Circuits Conf., Feb.
1984, vol. XXVII, pp. 64-65.
[19] M. W. Hauser, P. J. Hurst, and R. W. Brodersen, "MOS ADC-filter combination that
does not require precision analog components," in ISSCC Dig. Technical Papers,
Feb. 1985, pp. 80-81.
[20] A. G. F. Dingwall and V. Zazzu, "An 8MHz
8b CMOS subranging ADC," in Proc. IEEE
Int. Solid-State Circuits Conf., Feb. 1985,
vol. XXVIII, pp. 72-73.
[21] K. Poulton, J. Corcoran, and T. Hornak, "A
1GHz 6 bit ADC system," IEEE J. Solid State
Circuits, Dec. 1987.

[22] K. Poulton, K. Knudsen, J. Kerley, J. Kang,
J. Tani, E. Cornish, and M. VanGrouw," An
8GSa/s 8-bit ADC System, in Proc. IEEE
VLSI Symp. Circuits, 1997.
[23] K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo,
C. Tan, A. Montijo, "A 20GS/S 8b ADC with
a 1MB memory in 0.18u CMOS," in Proc.
IEEE Int. Solid-State Circuits Conf., Feb.
2003, pp. 318-319.
[24] T. Hayashi, Y. Inabe, K. Uchimura, and T.
Kimura, "A multistage delta-sigma modulator without double integration loop," in
Proc. IEEE Int. Solid-State Circuits Conf.,
Feb. 1986, vol. XXIX, pp. 182-183.
[25] P. Ferguson, Jr., A. Ganesan, R. Adams, S.
Vincelette, R. Libert, A. Volpe, D. Andreas,
A. Charpentier, and J. Dattorro, "An 18b
20 kHz dual sigma delta A/D converter,"
in Proc. IEEE Int. Solid-State Circuits Conf.,
Feb. 1991, vol. XXXIV, pp. 68-69.
[26] R. H. M. van Veldhoven, "A triple-mode
continuous-time ΣΔ modulator with
switched-capacitor feedback DAC for a
GSM-EDGE/CDMA2000/UMTS receiver,"
IEEE J. Solid-State Circuits, vol. 38, pp.
2069-2076, Dec. 2003.
[27] S. H. Lewis and P. R. Gray, "A pipelined
5-Msample/s 9-bit analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 22,
pp. 954-961, Dec. 1987.
[28] D. Draxelmayr, "A 6b 600MHz 10mW ADC
array in digital 90nm CMOS," in ISSCC
Digest Technical Papers, Feb. 2004, pp.
264-265.
[29] P. Schvan, J. Bach, C. Falt, P. Flemke, R.
Gibbins, Y.M. Greschishchev, N. BenHamida, D. Polex, J. Sitch, S.-C. Wang,
and J. Wolczanski, "A 24GS/S 6bit ADC
in 90nm CMOS," in ISSCC Dig. Technical
Papers, Feb. 2008, pp. 544-545.
[30] Y. M. Greshishchev, J. Aguirre, M. Besson, R. Gibbins, C. Falt, P. Flemke, N.
Ben-Hamida, D. Pollex, P. Schvan, and
Shing-Chi Wang, "A 40GS/s 6b ADC in
65nm CMOS," in ISSCC Dig. Technical
Papers, Feb. 2010, pp. 390-391.
[31] K. Doris, E. Janssen, C. Nani, A. Zanikopoulos, and G. Van der Weide, "A 480mW
2.6GS/s 10b 65nm CMOS time-interleaved
ADC with 48.5dB SNDR up to Nyquist," in
ISSCC Dig. Technical Papers, Feb. 2011, pp.
180-182.
[32] B. Murmann and B. E. Boser, "A 12 b 75
MS/s pipelined ADC using open-loop residue amplification," in ISSCC Dig. Technical
Papers, Feb. 2003, pp. 328-329.
[33] C. R. Grace, P. J. Hurst, and S. H. Lewis,
"A 12 b 80 MS/s pipelined ADC with
bootstrapped digital calibration," in
ISSCC Dig. Technical Papers, Feb. 2004,
pp. 460-462.
[34] A. Panigada and I. Galton, "A 130mW
100MS/s pipelined ADC with 69dB SNDR
enabled by digital harmonic distortion correction," in ISSCC Dig. Technical
Papers, Feb. 2009, pp. 162-163.
[35] A. M. A. Ali, A. Morgan, C. Dillon, G. Patterson, S. Puckett, M. Hensley, R. Stop,
P. Bhoraskar, S. Bardsley, D. Lattimore,
J. Bray, C. Speir, and R. Sneed, "A 16b
250MS/s IF-sampling pipelined A/D converter with background calibration," in
ISSCC Dig. Technical Papers, Feb. 2010,
pp. 292-293.
[36] G. Mitteregger, C. Ebner, S. Mechniq, T.
Blon, C. Holuigue, E. Romani, A. Melodia,
and V. Melini, "A 14b 20mW 640MHz CMOS
CT DS ADC with 20MHz signal bandwidth
and 12b ENOB," in ISSCC Dig. Technical
Papers, Feb. 2006, pp. 62-63.

[37] S. Ouzounov, R. van Veldhoven, C. Bastiaansen, K. Vongehr, R. van Wegberg, G.
Geelen, L. Breems, and A. van Roermund,
"A 1.2V 121-mode CT DS modulator for
wireless receivers in 90nm CMOS," in
ISSCC Dig. Technical Papers, Feb. 2007, pp.
242-243.
[38] V. Srinivasan, V. Wang, P. Satarzadeh, B.
Haroun, and M. Corsi, "A 20mW 61dB SNDR
(60MHz BW) 1b 3rd-order continuous-time
delta-sigma modulator clocked at 6GHz
in 45nm CMOS," in ISSCC Dig. Technical
Papers, Feb. 2012, pp. 158-159.
[39] Y.-S. Shu, J.-Y. Tsai, P. Chen, T.-Y. Lo,
and P.-C. Chiu, "A 28fJ/Conv-Step CT XX
modulator with 78dB DR and 18MHz BW
in 28nm CMOS using a highly digital multibit quantizer," in ISSCC Dig. Technical
Papers, Feb. 2013.
[40] B. Schafferer and R. Adams, "A 3V CMOS
400mW 14b 1.4GS/s DAC for multi-carrier
applications," in PISSCC Dig. Technical
Papers, Feb. 2004, pp. 360-361.
[41] C.-H. Lin, F. van der Goes, J. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu,
and K. Bult, "A 12b 2.9GS/s DAC with IM3
<<−60dBc beyond 1GHz in 65nm CMOS,"
in ISSCC Dig. Technical Papers, Feb. 2009,
pp. 74-75.
[42] G. Engel, S. Kuo, and S. Rose, "A 14b
3/6GHz current-steering RF DAC in
0.18μm CMOS with 66dB ACLR at 2.9GHz,"
in ISSCC Dig. Technical Papers, Feb. 2012,
pp. 458-459.

about the author
David H. Robertson (David.Robertson@analog.com) has been with the
Data Converter group of Analog Devices since 1985. He has worked on
a wide variety of high speed D/A and
A/D converters on complementary
bipolar, BiCMOS, and CMOS processes. He has held positions as a product
engineer, design engineer, and product line director, working with product development teams in the United
States, Ireland, Korea, Japan, and
China. He is presently the product
and technology director for the High
Speed Converter group. He holds 15
patents on converter and mixed signal circuits, has participated in two
"best panel" International Solid-State
Circuits Conference (ISSCC) evening
panel sessions, and was a coauthor
of the paper that received the IEEE
Journal of Solid-State Circuits 1997
Best Paper Award. He served on the
ISSCC technical program committee
from 2000 through 2008, chairing
the Analog and Data Converter subcommittees from 2002 to 2008.

IEEE SOLID-STATE CIRCUITS MAGAZINE

su m m e r 2 0 15

57
http://http:// http://web.stanford.edu/~murmann/adcsurvey
Table of Contents for the Digital Edition of IEEE Solid-State Circuits Magazine - Summer 2015
