IEEE Solid-State Circuits Magazine - Summer 2015 - 66

Proc. 2009 IEEE 10th Workshop on Signal
Processing Advances in Wireless Communications, 2009, pp. 464-468.
[35] B. Murmann, "Energy limits in A/D converters," in Proc. 2013 IEEE Faible Tension
Faible Consommation, 2013, pp. 1-4.
[36] A. Bannon, C. P. Hurrell, D. Hummerston,
and C. Lyden, "An 18 b 5 MS/s SAR ADC
with 100.2 dB dynamic range," in Symp.
VLSI Circuits Dig., 2014, pp. 1-2.
[37] Y. Lim and M. P. Flynn, "A 1mW 71.5dB
SNDR 50MS/S 13b fully differential ringamplifier-based SAR-assisted pipeline
ADC," in ISSCC Dig. Tech. Papers, 2015,
pp. 458-459.
[38] B. Verbruggen, K. Deguchi, B. Malki, and
J. Craninckx, "A 70 dB SNDR 200 MS/s 2.3
mW dynamic pipelined SAR ADC in 28nm
digital CMOS," in Symp. VLSI Circuits Dig.,
2014, pp. 1-2.
[39] L. Kull, T. Toifl, M. Schmatz, P. A. Francese,
C. Menolfi, M. Braendli, M. Kossel, T. Morf,
T. M. Andersen, and Y. Leblebici, "A 90GS/s
8b 667mW 64x interleaved SAR ADC in
32nm digital SOI CMOS," in ISSCC Dig.
Tech. Papers, pp. 378-379, 2014.
[40] E. A. Vittoz, "Future of analog in the
VLSI environment," in Proc. ISCAS, 1990,
pp. 1372-1375.
[41] B. J. Hosticka, "Performance comparison
of analog and digital circuits," Proc. IEEE,
vol. 73, no. 1, pp. 25-29, 1985.
[42] M. Bolatkale, L. J. Breems, R. Rutten,
and K. A. A. Makinwa, "A 4GHz CT ΔΣ
ADC with 70dB DR and −74dBFS THD in
125MHz BW," in ISSCC Dig. Tech. Papers,
2011, pp. 470-472.
[43] H.-Y. Tai, Y.-S. Hu, H.-W. Chen, and H.-S.
Chen, "A 0.85fJ/conversion-step 10b
200kS/s subranging SAR ADC in 40nm
CMOS," in ISSCC Dig. Tech. Papers, 2014,
pp. 196-197.
[44] K. Doris, E. Janssen, C. Nani, A. Zanikopoulos, and G. van der Weide, "A 480 mW
2.6 GS/s 10b time-interleaved ADC with
48.5 dB SNDR up to Nyquist in 65 nm
CMOS," IEEE J. Solid-State Circuits, vol. 46,
no. 12, pp. 2821-2833, Dec. 2011.
[45] F. van der Goes, C. Ward, S. Astgimath,
H. Yan, J. Riley, J. Mulder, S. Wang, and
K. Bult, "A 1.5mW 68dB SNDR 80MS/s
2× interleaved SAR-assisted pipelined
ADC in 28nm CMOS," in ISSCC Dig. Tech.
Papers, 2014, pp. 200-201.
[46] C. C. Lee and M. P. Flynn, "A SAR-Assisted
Two-Stage Pipeline ADC," IEEE J. SolidState Circuits, vol. 46, no. 4, pp. 859-869,
Apr. 2011.
[47] R. Kapusta, S. Decker, and E. Ibaragi, "A
14b 80MS/s SAR ADC with 73.6dB SNDR in
65nm CMOS," in ISSCC Dig. Tech. Papers,
2013, pp. 472-473.
[48] P. Harpe, E. Cantatore, and A. van Roermund, "A 10b/12b 40 kS/s SAR ADC with
data-driven noise reduction achieving up
to 10.1b ENOB at 2.2 fJ/conversion-step,"
IEEE J. Solid-State Circuits, vol. 48, no. 12,
pp. 3011-3018, Dec. 2013.
[49] M. Krämer, E. Janssen, K. Doris, and B.
Murmann, "A 14b 35MS/s SAR ADC achieving 75dB SNDR and 99dB SFDR with loopembedded input buffer in 40nm CMOS,"
in ISSCC Dig. Tech. Papers, 2015, pp.
284-285.
[50] B. Verbruggen, M. Iriguchi, and J. Craninckx, "A 1.7mW 11b 250MS/s 2× interleaved fully dynamic pipelined SAR ADC
in 40nm digital CMOS," in ISSCC Dig. Tech.
Papers, 2012, pp. 466-468.
[51] B. Hershberg, S. Weaver, K. Sobue, S.
Takeuchi, K. Hamashita, and U.-K. Moon,
"Ring amplifiers for switched-capacitor
circuits," in ISSCC Dig. Tech. Papers, 2012,
pp. 460-462.

66

s u m m E r 2 0 15

[52] Y. Lim and M. P. Flynn, "A 100MS/s 10.5b
2.46mW comparator-less pipeline ADC
using self-biased ring amplifiers," in ISSCC
Dig. Tech. Papers, 2014, pp. 202-203.
[53] D.-Y. Chang, C. Munoz, D. Daly, S.-K. Shin,
K. Guay, T. Thurston, H.-S. Lee, K. Gulati,
and M. Straayer, "A 21mW 15b 48MS/s
zero-crossing pipeline ADC in 0.13μm
CMOS with 74dB SNDR," in ISSCC Dig.
Tech. Papers, 2014, pp. 204-205.
[54] M. Anthony, E. Kohler, J. Kurtze, L. Kushner, and G. Sollner, "A process-scalable
low-power charge-domain 13-bit pipeline
ADC," in Symp. VLSI Circuits Dig., 2008,
pp. 222-223.
[55] N. Dolev, M. Kramer, and B. Murmann,
"A 12-bit, 200-MS/s, 11.5-mW pipeline
ADC using a pulsed bucket brigade frontend," in Symp. VLSI Circuits Dig., 2013,
pp. 98-99.
[56] S. Hashemi and B. Razavi, "A 7.1-mW
1-GS/s ADC with 48-dB SNDR at Nyquist
rate," in Proc. IEEE 2013 Custom Integrated
Circuits Conf., 2013, pp. 1-4.
[57] Y. Chai and J.-T. Wu, "A 5.37mW 10b
200MS/s dual-path pipelined ADC," in
ISSCC Dig. Tech. Papers, 2012, pp. 462-464.
[58] S. Verma, A. Kasapi, L. Lee, D. Liu, D.
Loizos, S.-H. Paik, A. Varzaghani, S. Zogopoulos, and S. Sidiropoulos, "A 10.3GS/s
6b flash ADC for 10G Ethernet applications," in ISSCC Dig. Tech. Papers, 2013,
pp. 462-463.
[59] V. H.-C. Chen and L. Pileggi, "A 69.5mW
20GS/s 6b time-interleaved ADC with
embedded time-to-digital calibration
in 32nm CMOS SOI," in ISSCC Dig. Tech.
Papers, 2014, pp. 380-381.
[60] Y.-S. Shu, "A 6b 3GS/s 11mW fully dynamic
flash ADC in 40nm CMOS with reduced
number of comparators," in Symp. VLSI
Circuits Dig., 2012, pp. 26-27.
[61] R. Narasimha, M. Lu, N. R. Shanbhag, and
A. C. Singer, "BER-optimal analog-to-digital converters for communication links,"
IEEE Trans. Signal Processing, vol. 60, no.
7, pp. 3683-3691, July 2012.
[62] H. Shibata, R. Schreier, W. Yang, A. Shaikh,
D. Paterson, T. Caldwell, D. Alldred, and P.
W. Lai, "A DC-to-1GHz tunable RF ΔΣ ADC
achieving DR = 74dB and BW = 150MHz at
f0 = 450MHz using 550mW," in ISSCC Dig.
Tech. Papers, 2012, pp. 150-152.
[63] V. Srinivasan, V. Wang, P. Satarzadeh,
B. Haroun, and M. Corsi, "A 20mW 61dB
SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked
at 6GHz in 45nm CMOS," in ISSCC Dig.
Tech. Papers, 2012, pp. 158-160.
[64] G. Mitteregger, C. Ebner, S. Mechnig,
T. Blon, C. Holuigue, and E. Romani, "A
20-mW 640-MHz CMOS continuous-time
sigma-delta ADC with 20-MHz signal
bandwidth, 80-dB dynamic range and
12-bit ENOB," IEEE J. Solid-State Circuits,
vol. 41, no. 12, pp. 2641-2649, Dec. 2006.
[65] S. Zeller, C. Muenker, R. Weigel, and U. Ussmueller, "A 0.039 mm2 Inverter-based 1.82
mW 68.6 dB-SNDR 10 MHz-BW CT-10MHzBW CT-ΣΔ-ADC in ADC in 65 nm CMOS
using power- and area-efficient design
techniques," IEEE J. Solid-State Circuits,
vol. 49, no. 7, pp. 1548-1560, July 2014.
[66] N. Maghari, S. Kwon, G. C. Temes, and U.
Moon, "Sturdy MASH delta-sigma modulator," Electron. Lett., vol. 42, no. 22, p.
1269, 2006.
[67] D.-Y. Yoon, S. Ho, and H.-S. Lee, "An 85dBDR 74.6dB-SNDR 50MHZ-BW CT MASH ΔΣ
modulator in 28nm CMOS," in ISSCC Dig.
Tech. Papers, 2015, pp. 1-3.
[68] R. Rajan and S. Pavan, "A 5mW CT ΔΣ
ADC with embedded 2nd-order active filter and VGA achieving 82dB DR in 2MHz

IEEE SOLID-STATE CIRCUITS MAGAZINE

BW," in ISSCC Dig. Tech. Papers, 2014,
pp. 478-479.
[69] M. Andersson, M. Anderson, L. Sundstrom, S. Mattisson, and P. Andreani, "A
filtering ΔΣ ADC for LTE and beyond,"
IEEE J. Solid-State Circuits, vol. 49, no. 7,
pp. 1535-1547, July 2014.
[70] B. Setterberg, K. Poulton, S. Ray, D. J.
Huber, V. Abramzon, G. Steinbach, J. P.
Keane, B. Wuppermann, M. Clayson, M.
Martin, R. Pasha, E. Peeters, A. Jacobs, F.
Demarsin, A. Al-Adnani, and P. Brandt,
"A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration
and digital dynamic linearity correction," in ISSCC Dig. Tech. Papers, 2013,
pp. 466-467.
[71] N. Sun, H.-S. Lee, and D. Ham, "A 2.9mW 11-b 20-MS/s pipelined ADC with
dual-mode-based digital background
calibration," in Proc. ESSCIRC, 2012,
pp. 269-272.
[72] B. Razavi, "Design considerations for
interleaved ADCs," IEEE J. Solid-State
Circuits, vol. 48, no. 8, pp. 1806-1817,
Aug. 2013.
[73] N. Le Dortz, J.-P. Blanc, T. Simon, S. Verhaeren, E. Rouat, P. Urard, S. Le Tual, D.
Goguet, C. Lelandais-Perrault, and P. Benabes, "A 1.62GS/s time-interleaved SAR
ADC with digital background mismatch
calibration achieving interleaving spurs
below 70dBFS," in ISSCC Dig. Tech. Papers,
2014, pp. 386-388.
[74] S. Rao, K. Reddy, B. Young, and P. K. Hanumolu, "A 4.1mW, 12-bit ENOB, 5MHz BW,
VCO-based ADC with on-chip deterministic digital background calibration in
90nm CMOS," in Symp. VLSI Circuits Dig.,
2013, pp. 68-69.
[75] G. Taylor and I. Galton, "A reconfigurable
mostly-digital ΔΣ ADC with a worst-case
FOM of 160dB," in Symp. VLSI Circuits Dig.,
2012, pp. 166-167.
[76] P. Witte, J. G. Kauffman, J. Becker, Y.
Manoli, and M. Ortmanns, "A 72dB-DR ΔΣ
CT modulator using digitally estimated
auxiliary DAC linearization achieving
88fJ/conv in a 25MHz BW," in ISSCC Dig.
Tech. Papers, 2012, pp. 154-156.

About the Author
Boris Murmann (murmann@stanford.edu) is an associate professor
of electrical engineering at Stanford
University. He received the Ph.D. degree in electrical engineering from
the University of California, Berkeley, in 2003. His research interests
are in the area of mixed-signal integrated circuit design, with special
emphasis on data converters and
sensor interfaces. He has served
as an associate editor of IEEE Journal of Solid-State Circuits and as the
Data Converter Subcommittee chair
of the IEEE International Solid-State
Circuits Conference (ISSCC). He currently serves as the program vicechair for ISSCC 2016. He is a Fellow
of the IEEE.
http://www.ford.edu
Table of Contents for the Digital Edition of IEEE Solid-State Circuits Magazine - Summer 2015
